diff options
author | David Goodwin <david_goodwin@apple.com> | 2009-09-24 20:22:50 +0000 |
---|---|---|
committer | David Goodwin <david_goodwin@apple.com> | 2009-09-24 20:22:50 +0000 |
commit | 1f528956921561f277a8c697e0202ac1e9a9c1d5 (patch) | |
tree | 706a95e33cb48eb7e8b14c4f8597d7e5ee097026 /lib/Target/ARM/ARMSchedule.td | |
parent | 3c98fefa354a2d75d5c3c588e3f65ec154278490 (diff) | |
download | llvm-1f528956921561f277a8c697e0202ac1e9a9c1d5.tar.gz llvm-1f528956921561f277a8c697e0202ac1e9a9c1d5.tar.bz2 llvm-1f528956921561f277a8c697e0202ac1e9a9c1d5.tar.xz |
Make the end-of-itinerary mark explicit. Some cleanup.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@82709 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/ARMSchedule.td')
-rw-r--r-- | lib/Target/ARM/ARMSchedule.td | 85 |
1 files changed, 1 insertions, 84 deletions
diff --git a/lib/Target/ARM/ARMSchedule.td b/lib/Target/ARM/ARMSchedule.td index 1b8fc8bac8..4dc369ad5f 100644 --- a/lib/Target/ARM/ARMSchedule.td +++ b/lib/Target/ARM/ARMSchedule.td @@ -127,90 +127,7 @@ def IIC_VMULi32Q : InstrItinClass; //===----------------------------------------------------------------------===// // Processor instruction itineraries. -def GenericItineraries : ProcessorItineraries<[ - InstrItinData<IIC_iALUx , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iALUi , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iALUr , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iALUsi , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iALUsr , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iUNAr , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iUNAsi , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iUNAsr , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iCMPi , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iCMPr , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iCMPsi , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iCMPsr , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iMOVi , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iMOVr , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iMOVsi , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iMOVsr , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iCMOVi , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iCMOVr , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iCMOVsi , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iCMOVsr , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iMUL16 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iMAC16 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iMUL32 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iMAC32 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iMUL64 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iMAC64 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iLoadi , [InstrStage<1, [FU_Pipe0]>, - InstrStage<1, [FU_LdSt0]>]>, - InstrItinData<IIC_iLoadr , [InstrStage<1, [FU_Pipe0]>, - InstrStage<1, [FU_LdSt0]>]>, - InstrItinData<IIC_iLoadsi , [InstrStage<1, [FU_Pipe0]>, - InstrStage<1, [FU_LdSt0]>]>, - InstrItinData<IIC_iLoadiu , [InstrStage<1, [FU_Pipe0]>, - InstrStage<1, [FU_LdSt0]>]>, - InstrItinData<IIC_iLoadru , [InstrStage<1, [FU_Pipe0]>, - InstrStage<1, [FU_LdSt0]>]>, - InstrItinData<IIC_iLoadsiu, [InstrStage<1, [FU_Pipe0]>, - InstrStage<1, [FU_LdSt0]>]>, - InstrItinData<IIC_iLoadm , [InstrStage<2, [FU_Pipe0]>, - InstrStage<2, [FU_LdSt0]>]>, - InstrItinData<IIC_iStorei , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iStorer , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iStoresi , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iStoreiu , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iStoreru , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iStoresiu, [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_iStorem , [InstrStage<2, [FU_Pipe0]>]>, - InstrItinData<IIC_Br , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpSTAT , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpMOVSI , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpMOVDI , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpMOVIS , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpMOVID , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpUNA32 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpUNA64 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpCMP32 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpCMP64 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpCVTSD , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpCVTDS , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpCVTIS , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpCVTID , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpCVTSI , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpCVTDI , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpALU32 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpALU64 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpMUL32 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpMUL64 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpMAC32 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpMAC64 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpDIV32 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpDIV64 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpSQRT32 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpSQRT64 , [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpLoad32 , [InstrStage<1, [FU_Pipe0]>, - InstrStage<1, [FU_LdSt0]>]>, - InstrItinData<IIC_fpLoad64 , [InstrStage<1, [FU_Pipe0]>, - InstrStage<1, [FU_LdSt0]>]>, - InstrItinData<IIC_fpLoadm , [InstrStage<1, [FU_Pipe0]>, - InstrStage<1, [FU_LdSt0]>]>, - InstrItinData<IIC_fpStore32, [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpStore64, [InstrStage<1, [FU_Pipe0]>]>, - InstrItinData<IIC_fpStorem , [InstrStage<1, [FU_Pipe0]>]> -]>; +def GenericItineraries : ProcessorItineraries<[]>; include "ARMScheduleV6.td" |