diff options
author | David Goodwin <david_goodwin@apple.com> | 2009-08-10 15:56:13 +0000 |
---|---|---|
committer | David Goodwin <david_goodwin@apple.com> | 2009-08-10 15:56:13 +0000 |
commit | bcf81629b85218ba86d9a4b4fdd06d4c182ba9a0 (patch) | |
tree | 171102c153d1abea2ef12218c3c29306f1cbcfa2 /lib/Target/ARM/ARMScheduleV6.td | |
parent | d94a4e5d8de1145be200ff7223f98b0928462b94 (diff) | |
download | llvm-bcf81629b85218ba86d9a4b4fdd06d4c182ba9a0.tar.gz llvm-bcf81629b85218ba86d9a4b4fdd06d4c182ba9a0.tar.bz2 llvm-bcf81629b85218ba86d9a4b4fdd06d4c182ba9a0.tar.xz |
Checkpoint scheduling itinerary changes.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@78564 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/ARMScheduleV6.td')
-rw-r--r-- | lib/Target/ARM/ARMScheduleV6.td | 20 |
1 files changed, 13 insertions, 7 deletions
diff --git a/lib/Target/ARM/ARMScheduleV6.td b/lib/Target/ARM/ARMScheduleV6.td index 0cc5c36e5e..f0b8116a03 100644 --- a/lib/Target/ARM/ARMScheduleV6.td +++ b/lib/Target/ARM/ARMScheduleV6.td @@ -11,12 +11,18 @@ // //===----------------------------------------------------------------------===// +// Single issue pipeline so every itinerary starts with FU_pipe0 def V6Itineraries : ProcessorItineraries<[ - InstrItinData<IIC_iALU , [InstrStage<1, [FU_iALU]>]>, - InstrItinData<IIC_iLoad , [InstrStage<2, [FU_iLdSt]>]>, - InstrItinData<IIC_iStore , [InstrStage<1, [FU_iLdSt]>]>, - InstrItinData<IIC_fpALU , [InstrStage<6, [FU_FpALU]>]>, - InstrItinData<IIC_fpLoad , [InstrStage<2, [FU_FpLdSt]>]>, - InstrItinData<IIC_fpStore , [InstrStage<1, [FU_FpLdSt]>]>, - InstrItinData<IIC_Br , [InstrStage<3, [FU_Br]>]> + // single-cycle integer ALU + InstrItinData<IIC_iALU , [InstrStage<1, [FU_Pipe0]>]>, + // loads have an extra cycle of latency, but are fully pipelined + InstrItinData<IIC_iLoad , [InstrStage<1, [FU_Pipe0]>, InstrStage<1, [FU_LdSt0]>]>, + InstrItinData<IIC_fpLoad , [InstrStage<1, [FU_Pipe0]>, InstrStage<1, [FU_LdSt0]>]>, + // fully-pipelined stores + InstrItinData<IIC_iStore , [InstrStage<1, [FU_Pipe0]>]>, + InstrItinData<IIC_fpStore , [InstrStage<1, [FU_Pipe0]>]>, + // fp ALU is not pipelined + InstrItinData<IIC_fpALU , [InstrStage<6, [FU_Pipe0]>]>, + // no delay slots, so the latency of a branch is unimportant + InstrItinData<IIC_Br , [InstrStage<1, [FU_Pipe0]>]> ]>; |