diff options
| author | Jim Grosbach <grosbach@apple.com> | 2012-04-27 23:51:33 +0000 |
|---|---|---|
| committer | Jim Grosbach <grosbach@apple.com> | 2012-04-27 23:51:33 +0000 |
| commit | bb32f1d545241ab957f402165cec359d4473c0ca (patch) | |
| tree | 0b88db09f1f9972cff28bc96513d02b5e232cfc2 /lib/Target/ARM/Disassembler | |
| parent | f3db6b855e9c6b7d5d6a0a1fa52f5391921fa9ba (diff) | |
| download | llvm-bb32f1d545241ab957f402165cec359d4473c0ca.tar.gz llvm-bb32f1d545241ab957f402165cec359d4473c0ca.tar.bz2 llvm-bb32f1d545241ab957f402165cec359d4473c0ca.tar.xz | |
ARM: Tweak tADDrSP definition for consistent operand order.
Make the operand order of the instruction match that of the asm syntax.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@155747 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/Disassembler')
| -rw-r--r-- | lib/Target/ARM/Disassembler/ARMDisassembler.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/lib/Target/ARM/Disassembler/ARMDisassembler.cpp b/lib/Target/ARM/Disassembler/ARMDisassembler.cpp index 49260bbbf2..4c96c1acc9 100644 --- a/lib/Target/ARM/Disassembler/ARMDisassembler.cpp +++ b/lib/Target/ARM/Disassembler/ARMDisassembler.cpp @@ -3296,9 +3296,9 @@ static DecodeStatus DecodeThumbAddSPReg(MCInst &Inst, uint16_t Insn, if (!Check(S, DecodeGPRRegisterClass(Inst, Rdm, Address, Decoder))) return MCDisassembler::Fail; + Inst.addOperand(MCOperand::CreateReg(ARM::SP)); if (!Check(S, DecodeGPRRegisterClass(Inst, Rdm, Address, Decoder))) return MCDisassembler::Fail; - Inst.addOperand(MCOperand::CreateReg(ARM::SP)); } else if (Inst.getOpcode() == ARM::tADDspr) { unsigned Rm = fieldFromInstruction16(Insn, 3, 4); |