summaryrefslogtreecommitdiff
path: root/lib/Target/Alpha/AlphaTargetMachine.h
diff options
context:
space:
mode:
authorAndrew Lenharth <andrewl@lenharth.org>2005-01-22 23:41:55 +0000
committerAndrew Lenharth <andrewl@lenharth.org>2005-01-22 23:41:55 +0000
commit304d0f307627e79dba901615650d422b656146d6 (patch)
tree70c7f130c638fbce392582fcfd35b846c667557e /lib/Target/Alpha/AlphaTargetMachine.h
parent68cd65ea689907fb8a4aa80d72d182921e94607f (diff)
downloadllvm-304d0f307627e79dba901615650d422b656146d6.tar.gz
llvm-304d0f307627e79dba901615650d422b656146d6.tar.bz2
llvm-304d0f307627e79dba901615650d422b656146d6.tar.xz
Let me introduce you to the early stages of the llvm backend for the alpha processor
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@19764 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/Alpha/AlphaTargetMachine.h')
-rw-r--r--lib/Target/Alpha/AlphaTargetMachine.h54
1 files changed, 54 insertions, 0 deletions
diff --git a/lib/Target/Alpha/AlphaTargetMachine.h b/lib/Target/Alpha/AlphaTargetMachine.h
new file mode 100644
index 0000000000..af186018ab
--- /dev/null
+++ b/lib/Target/Alpha/AlphaTargetMachine.h
@@ -0,0 +1,54 @@
+//===-- AlphaTargetMachine.h - Define TargetMachine for PowerPC -*- C++ -*-=//
+//
+// The LLVM Compiler Infrastructure
+//
+// This file was developed by the LLVM research group and is distributed under
+// the University of Illinois Open Source License. See LICENSE.TXT for details.
+//
+//===----------------------------------------------------------------------===//
+//
+// This file declares the Alpha-specific subclass of TargetMachine.
+//
+//===----------------------------------------------------------------------===//
+
+#ifndef ALPHA_TARGETMACHINE_H
+#define ALPHA_TARGETMACHINE_H
+
+#include "llvm/Target/TargetMachine.h"
+#include "llvm/Target/TargetFrameInfo.h"
+#include "llvm/PassManager.h"
+#include "AlphaInstrInfo.h"
+//#include "AlphaJITInfo.h"
+
+namespace llvm {
+
+class GlobalValue;
+class IntrinsicLowering;
+
+class AlphaTargetMachine : public TargetMachine {
+ AlphaInstrInfo InstrInfo;
+ TargetFrameInfo FrameInfo;
+ // AlphaJITInfo JITInfo;
+
+public:
+ AlphaTargetMachine(const Module &M, IntrinsicLowering *IL);
+
+ virtual const AlphaInstrInfo *getInstrInfo() const { return &InstrInfo; }
+ virtual const TargetFrameInfo *getFrameInfo() const { return &FrameInfo; }
+ virtual const MRegisterInfo *getRegisterInfo() const {
+ return &InstrInfo.getRegisterInfo();
+ }
+ // virtual TargetJITInfo *getJITInfo() {
+ // return &JITInfo;
+ // }
+
+ virtual bool addPassesToEmitMachineCode(FunctionPassManager &PM,
+ MachineCodeEmitter &MCE);
+
+ virtual bool addPassesToEmitAssembly(PassManager &PM, std::ostream &Out);
+
+};
+
+} // end namespace llvm
+
+#endif