summaryrefslogtreecommitdiff
path: root/lib/Target/Alpha
diff options
context:
space:
mode:
authorEric Christopher <echristo@apple.com>2011-06-29 19:41:27 +0000
committerEric Christopher <echristo@apple.com>2011-06-29 19:41:27 +0000
commit1e965641dc580b7910b7f1e318f15ddf2343b990 (patch)
tree50b72c5336b6ebfc8a34332ebb39686ba2307ed7 /lib/Target/Alpha
parent46b65f7a2bdd685e0d3af0bc33296be2d2f182aa (diff)
downloadllvm-1e965641dc580b7910b7f1e318f15ddf2343b990.tar.gz
llvm-1e965641dc580b7910b7f1e318f15ddf2343b990.tar.bz2
llvm-1e965641dc580b7910b7f1e318f15ddf2343b990.tar.xz
Add a TODO for the Alpha port inline asm constraints.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134089 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/Alpha')
-rw-r--r--lib/Target/Alpha/AlphaISelLowering.cpp2
1 files changed, 2 insertions, 0 deletions
diff --git a/lib/Target/Alpha/AlphaISelLowering.cpp b/lib/Target/Alpha/AlphaISelLowering.cpp
index 54433a4c36..e8aaf353b3 100644
--- a/lib/Target/Alpha/AlphaISelLowering.cpp
+++ b/lib/Target/Alpha/AlphaISelLowering.cpp
@@ -835,6 +835,8 @@ getRegForInlineAsmConstraint(const std::string &Constraint, EVT VT) const
case 'r':
return std::make_pair(0U, Alpha::GPRCRegisterClass);
case 'f':
+ // TODO: Do we need to add the 64-bit register class here when
+ // it contains the same registers?
return std::make_pair(0U, Alpha::F4RCRegisterClass);
}
}