diff options
| author | Sanjiv Gupta <sanjiv.gupta@microchip.com> | 2008-11-19 11:27:59 +0000 |
|---|---|---|
| committer | Sanjiv Gupta <sanjiv.gupta@microchip.com> | 2008-11-19 11:27:59 +0000 |
| commit | 863d3e932876da4a4dd0af1c7e98b7cc9d93167e (patch) | |
| tree | 8f8bac83b5a2303e05c4aae41070ab330b2a8d75 /lib/Target/PIC16/PIC16InstrInfo.cpp | |
| parent | b1b5ffd827c77f0668d803b8c06b2f9296744f99 (diff) | |
| download | llvm-863d3e932876da4a4dd0af1c7e98b7cc9d93167e.tar.gz llvm-863d3e932876da4a4dd0af1c7e98b7cc9d93167e.tar.bz2 llvm-863d3e932876da4a4dd0af1c7e98b7cc9d93167e.tar.xz | |
Fixed build warnings.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@59621 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/PIC16/PIC16InstrInfo.cpp')
| -rw-r--r-- | lib/Target/PIC16/PIC16InstrInfo.cpp | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/lib/Target/PIC16/PIC16InstrInfo.cpp b/lib/Target/PIC16/PIC16InstrInfo.cpp index d70ebc649b..33cb297ca0 100644 --- a/lib/Target/PIC16/PIC16InstrInfo.cpp +++ b/lib/Target/PIC16/PIC16InstrInfo.cpp @@ -36,7 +36,7 @@ PIC16InstrInfo::PIC16InstrInfo(PIC16TargetMachine &tm) /// the source reg along with the FrameIndex of the loaded stack slot. /// If not, return 0. This predicate must return 0 if the instruction has /// any side effects other than storing to the stack slot. -unsigned PIC16InstrInfo::isStoreToStackSlot(MachineInstr *MI, +unsigned PIC16InstrInfo::isStoreToStackSlot(const MachineInstr *MI, int &FrameIndex) const { if (MI->getOpcode() == PIC16::movwf && MI->getOperand(0).isReg() @@ -52,7 +52,7 @@ unsigned PIC16InstrInfo::isStoreToStackSlot(MachineInstr *MI, /// the dest reg along with the FrameIndex of the stack slot. /// If not, return 0. This predicate must return 0 if the instruction has /// any side effects other than storing to the stack slot. -unsigned PIC16InstrInfo::isLoadFromStackSlot(MachineInstr *MI, +unsigned PIC16InstrInfo::isLoadFromStackSlot(const MachineInstr *MI, int &FrameIndex) const { if (MI->getOpcode() == PIC16::movf && MI->getOperand(0).isReg() |