diff options
author | Eric Christopher <echristo@gmail.com> | 2014-05-30 22:47:48 +0000 |
---|---|---|
committer | Eric Christopher <echristo@gmail.com> | 2014-05-30 22:47:48 +0000 |
commit | 46949d58b99278dc0f79dcd1995c9e72f8074467 (patch) | |
tree | 3c05c771438be0736f85beac3e96bebb33c3ed26 /lib/Target/PowerPC | |
parent | 94141a42ed5099ee228a28ce4e4b2ac97f84bb12 (diff) | |
download | llvm-46949d58b99278dc0f79dcd1995c9e72f8074467.tar.gz llvm-46949d58b99278dc0f79dcd1995c9e72f8074467.tar.bz2 llvm-46949d58b99278dc0f79dcd1995c9e72f8074467.tar.xz |
Rename CreateTLOF->createTLOF to match the rest of the file and the
rest of the targets with a similar function name.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209926 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/PowerPC')
-rw-r--r-- | lib/Target/PowerPC/PPCISelLowering.cpp | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/lib/Target/PowerPC/PPCISelLowering.cpp b/lib/Target/PowerPC/PPCISelLowering.cpp index cf4c9e61a5..11edeb7d04 100644 --- a/lib/Target/PowerPC/PPCISelLowering.cpp +++ b/lib/Target/PowerPC/PPCISelLowering.cpp @@ -50,7 +50,7 @@ cl::desc("disable unaligned load/store generation on PPC"), cl::Hidden); // FIXME: Remove this once the bug has been fixed! extern cl::opt<bool> ANDIGlueBug; -static TargetLoweringObjectFile *CreateTLOF(const PPCTargetMachine &TM) { +static TargetLoweringObjectFile *createTLOF(const PPCTargetMachine &TM) { if (TM.getSubtargetImpl()->isDarwin()) return new TargetLoweringObjectFileMachO(); @@ -61,7 +61,7 @@ static TargetLoweringObjectFile *CreateTLOF(const PPCTargetMachine &TM) { } PPCTargetLowering::PPCTargetLowering(PPCTargetMachine &TM) - : TargetLowering(TM, CreateTLOF(TM)), PPCSubTarget(*TM.getSubtargetImpl()) { + : TargetLowering(TM, createTLOF(TM)), PPCSubTarget(*TM.getSubtargetImpl()) { const PPCSubtarget *Subtarget = &TM.getSubtarget<PPCSubtarget>(); setPow2DivIsCheap(); @@ -7930,8 +7930,8 @@ SDValue PPCTargetLowering::PerformDAGCombine(SDNode *N, DCI.AddToWorklist(RV.getNode()); RV = DAGCombineFastRecip(RV, DCI); if (RV.getNode()) { - // Unfortunately, RV is now NaN if the input was exactly 0. Select out - // this case and force the answer to 0. + // Unfortunately, RV is now NaN if the input was exactly 0. Select out + // this case and force the answer to 0. EVT VT = RV.getValueType(); |