summaryrefslogtreecommitdiff
path: root/lib/Target/X86/X86.td
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2006-02-01 06:13:50 +0000
committerEvan Cheng <evan.cheng@apple.com>2006-02-01 06:13:50 +0000
commit3c55c54a877b3e5a79053df8f6080f505c9d1ff4 (patch)
tree9212d98d52a8c6416d26fe4a2465c74a686b5752 /lib/Target/X86/X86.td
parent214a79423f8d102c07e16acf7a25850aeb7c8520 (diff)
downloadllvm-3c55c54a877b3e5a79053df8f6080f505c9d1ff4.tar.gz
llvm-3c55c54a877b3e5a79053df8f6080f505c9d1ff4.tar.bz2
llvm-3c55c54a877b3e5a79053df8f6080f505c9d1ff4.tar.xz
- Use xor to clear integer registers (set R, 0).
- Added a new format for instructions where the source register is implied and it is same as the destination register. Used for pseudo instructions that clear the destination register. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25872 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/X86/X86.td')
-rw-r--r--lib/Target/X86/X86.td8
1 files changed, 4 insertions, 4 deletions
diff --git a/lib/Target/X86/X86.td b/lib/Target/X86/X86.td
index 39a631c717..aaacc7e671 100644
--- a/lib/Target/X86/X86.td
+++ b/lib/Target/X86/X86.td
@@ -110,11 +110,11 @@ def X86InstrInfo : InstrInfo {
"FPFormBits",
"Opcode"];
let TSFlagsShifts = [0,
- 5,
6,
- 10,
- 12,
- 16];
+ 7,
+ 11,
+ 13,
+ 17];
}
// The X86 target supports two different syntaxes for emitting machine code.