summaryrefslogtreecommitdiff
path: root/lib/Target
diff options
context:
space:
mode:
authorJuergen Ributzka <juergen@apple.com>2014-06-25 20:06:12 +0000
committerJuergen Ributzka <juergen@apple.com>2014-06-25 20:06:12 +0000
commitd01f1c4054c73a184d08ed6f5817ad8de4513f3c (patch)
treebca7556bf8e448d04b81d11acf64ca5f28b0e288 /lib/Target
parent91c39aa6285247aefbf627f4210f7931076bae49 (diff)
downloadllvm-d01f1c4054c73a184d08ed6f5817ad8de4513f3c.tar.gz
llvm-d01f1c4054c73a184d08ed6f5817ad8de4513f3c.tar.bz2
llvm-d01f1c4054c73a184d08ed6f5817ad8de4513f3c.tar.xz
[FastISel][X86] Only fold the cmp into the select when both instructions are in the same basic block.
If the cmp is in a different basic block, then it is possible that not all operands of that compare have defined registers. This can happen when one of the operands to the cmp is a load and the load gets folded into the cmp. In this case FastISel will skip the load instruction and the vreg is never defined. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@211730 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target')
-rw-r--r--lib/Target/X86/X86FastISel.cpp20
1 files changed, 15 insertions, 5 deletions
diff --git a/lib/Target/X86/X86FastISel.cpp b/lib/Target/X86/X86FastISel.cpp
index 6ada3977f0..92b3d62f0c 100644
--- a/lib/Target/X86/X86FastISel.cpp
+++ b/lib/Target/X86/X86FastISel.cpp
@@ -1754,8 +1754,11 @@ bool X86FastISel::X86FastEmitCMoveSelect(const Instruction *I) {
const TargetRegisterClass *RC = TLI.getRegClassFor(RetVT);
bool NeedTest = true;
- // Optimize conditons coming from a compare.
- if (const auto *CI = dyn_cast<CmpInst>(Cond)) {
+ // Optimize conditons coming from a compare if both instructions are in the
+ // same basic block (values defined in other basic blocks may not have
+ // initialized registers).
+ const auto *CI = dyn_cast<CmpInst>(Cond);
+ if (CI && (CI->getParent() == I->getParent())) {
CmpInst::Predicate Predicate = optimizeCmpPredicate(CI);
// FCMP_OEQ and FCMP_UNE cannot be checked with a single instruction.
@@ -1927,8 +1930,11 @@ bool X86FastISel::X86FastEmitSSESelect(const Instruction *I) {
if (!isTypeLegal(I->getType(), RetVT))
return false;
+ // Optimize conditons coming from a compare if both instructions are in the
+ // same basic block (values defined in other basic blocks may not have
+ // initialized registers).
const auto *CI = dyn_cast<FCmpInst>(I->getOperand(0));
- if (!CI)
+ if (!CI || (CI->getParent() != I->getParent()))
return false;
if (I->getType() != CI->getOperand(0)->getType() ||
@@ -2023,8 +2029,12 @@ bool X86FastISel::X86FastEmitPseudoSelect(const Instruction *I) {
const Value *Cond = I->getOperand(0);
X86::CondCode CC = X86::COND_NE;
- // Don't emit a test if the condition comes from a compare.
- if (const auto *CI = dyn_cast<CmpInst>(Cond)) {
+
+ // Optimize conditons coming from a compare if both instructions are in the
+ // same basic block (values defined in other basic blocks may not have
+ // initialized registers).
+ const auto *CI = dyn_cast<CmpInst>(Cond);
+ if (CI && (CI->getParent() == I->getParent())) {
bool NeedSwap;
std::tie(CC, NeedSwap) = getX86ConditonCode(CI->getPredicate());
if (CC > X86::LAST_VALID_COND)