summaryrefslogtreecommitdiff
path: root/lib/Target
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2007-04-11 16:17:12 +0000
committerChris Lattner <sabre@nondot.org>2007-04-11 16:17:12 +0000
commite11529438cd825935410750881f6dd6b04806db2 (patch)
tree34155162c08f9f16b7294152b75ab42979b582a9 /lib/Target
parent5b456e867b63d6b544d2eb7604164a3150005e1e (diff)
downloadllvm-e11529438cd825935410750881f6dd6b04806db2.tar.gz
llvm-e11529438cd825935410750881f6dd6b04806db2.tar.bz2
llvm-e11529438cd825935410750881f6dd6b04806db2.tar.xz
Fix incorrect fall-throughs in addr mode code. This fixes CodeGen/ARM/arm-negative-stride.ll
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35909 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target')
-rw-r--r--lib/Target/ARM/ARMISelLowering.cpp6
1 files changed, 3 insertions, 3 deletions
diff --git a/lib/Target/ARM/ARMISelLowering.cpp b/lib/Target/ARM/ARMISelLowering.cpp
index 6cefec9de3..219e4e1437 100644
--- a/lib/Target/ARM/ARMISelLowering.cpp
+++ b/lib/Target/ARM/ARMISelLowering.cpp
@@ -1386,13 +1386,13 @@ bool ARMTargetLowering::isLegalAddressingMode(const AddrMode &AM,
if (Scale == 1)
return true;
// r + r << imm
- if (!isPowerOf2_32(Scale & ~1))
- return false;
+ return isPowerOf2_32(Scale & ~1);
case MVT::i16:
// r + r
if (((unsigned)AM.HasBaseReg + Scale) <= 2)
return true;
-
+ return false;
+
case MVT::isVoid:
// Note, we allow "void" uses (basically, uses that aren't loads or
// stores), because arm allows folding a scale into many arithmetic