diff options
author | Reed Kotler <rkotler@mips.com> | 2014-05-15 21:54:15 +0000 |
---|---|---|
committer | Reed Kotler <rkotler@mips.com> | 2014-05-15 21:54:15 +0000 |
commit | 121cddc0fd68b7692ef4d3c6ceb0905ce57a7a8f (patch) | |
tree | 7c8ac766171d837d18eaa669608f654cad7e7344 /lib | |
parent | a8f7afaeb49f55baa6b78589399b86b01cbbe82e (diff) | |
download | llvm-121cddc0fd68b7692ef4d3c6ceb0905ce57a7a8f.tar.gz llvm-121cddc0fd68b7692ef4d3c6ceb0905ce57a7a8f.tar.bz2 llvm-121cddc0fd68b7692ef4d3c6ceb0905ce57a7a8f.tar.xz |
Finish materialize for ints
Summary: We add code to materialize all integer literals.
Test Plan: simplestorei.ll
Reviewers: dsanders
Reviewed By: dsanders
Differential Revision: http://reviews.llvm.org/D3596
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@208923 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib')
-rw-r--r-- | lib/Target/Mips/MipsFastISel.cpp | 49 |
1 files changed, 41 insertions, 8 deletions
diff --git a/lib/Target/Mips/MipsFastISel.cpp b/lib/Target/Mips/MipsFastISel.cpp index eed1f062a3..268a0ed591 100644 --- a/lib/Target/Mips/MipsFastISel.cpp +++ b/lib/Target/Mips/MipsFastISel.cpp @@ -79,6 +79,7 @@ private: unsigned MaterializeFP(const ConstantFP *CFP, MVT VT); unsigned MaterializeGV(const GlobalValue *GV, MVT VT); unsigned MaterializeInt(const Constant *C, MVT VT); + unsigned Materialize32BitInt(int64_t Imm, const TargetRegisterClass *RC); }; bool MipsFastISel::isTypeLegal(Type *Ty, MVT &VT) { @@ -226,20 +227,52 @@ unsigned MipsFastISel::MaterializeGV(const GlobalValue *GV, MVT VT) { return DestReg; } unsigned MipsFastISel::MaterializeInt(const Constant *C, MVT VT) { - if (VT != MVT::i32) + if (VT != MVT::i32 && VT != MVT::i16 && VT != MVT::i8 && VT != MVT::i1) return 0; const TargetRegisterClass *RC = &Mips::GPR32RegClass; - // If the constant is in range, use a load-immediate. const ConstantInt *CI = cast<ConstantInt>(C); - if (isInt<16>(CI->getSExtValue())) { + int64_t Imm; + if (CI->isNegative()) + Imm = CI->getSExtValue(); + else + Imm = CI->getZExtValue(); + return Materialize32BitInt(Imm, RC); +} + +unsigned MipsFastISel::Materialize32BitInt(int64_t Imm, + const TargetRegisterClass *RC) { + unsigned ResultReg = createResultReg(RC); + + if (isInt<16>(Imm)) { unsigned Opc = Mips::ADDiu; - unsigned ImmReg = createResultReg(RC); - BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Opc), ImmReg) + BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Opc), ResultReg) .addReg(Mips::ZERO) - .addImm(CI->getSExtValue()); - return ImmReg; + .addImm(Imm); + return ResultReg; + } else if (isUInt<16>(Imm)) { + BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Mips::ORi), + ResultReg) + .addReg(Mips::ZERO) + .addImm(Imm); + return ResultReg; } - return 0; + unsigned Lo = Imm & 0xFFFF; + unsigned Hi = (Imm >> 16) & 0xFFFF; + if (Lo) { + // Both Lo and Hi have nonzero bits. + unsigned TmpReg = createResultReg(RC); + BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Mips::LUi), + TmpReg).addImm(Hi); + BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Mips::ORi), + ResultReg) + .addReg(TmpReg) + .addImm(Lo); + + } else { + BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Mips::LUi), + ResultReg).addImm(Hi); + } + return ResultReg; } namespace llvm { |