summaryrefslogtreecommitdiff
path: root/lib
diff options
context:
space:
mode:
authorChad Rosier <mcrosier@apple.com>2011-11-11 02:38:59 +0000
committerChad Rosier <mcrosier@apple.com>2011-11-11 02:38:59 +0000
commit646abbfa30f881b5183b62e77a185fc48d9d82bd (patch)
treed62402ce96f517add0e4faf5807152ce15204354 /lib
parentd117fbb2311f6b05770ee680135eaac4eb6d16d1 (diff)
downloadllvm-646abbfa30f881b5183b62e77a185fc48d9d82bd.tar.gz
llvm-646abbfa30f881b5183b62e77a185fc48d9d82bd.tar.bz2
llvm-646abbfa30f881b5183b62e77a185fc48d9d82bd.tar.xz
When loading a value, treat an i1 as an i8.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144356 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib')
-rw-r--r--lib/Target/ARM/ARMFastISel.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/lib/Target/ARM/ARMFastISel.cpp b/lib/Target/ARM/ARMFastISel.cpp
index 030fab1631..c2f0a7135d 100644
--- a/lib/Target/ARM/ARMFastISel.cpp
+++ b/lib/Target/ARM/ARMFastISel.cpp
@@ -955,6 +955,7 @@ bool ARMFastISel::ARMEmitLoad(EVT VT, unsigned &ResultReg, Address &Addr) {
switch (VT.getSimpleVT().SimpleTy) {
// This is mostly going to be Neon/vector support.
default: return false;
+ case MVT::i1:
case MVT::i8:
Opc = isThumb2 ? ARM::t2LDRBi12 : ARM::LDRBi12;
RC = ARM::GPRRegisterClass;