summaryrefslogtreecommitdiff
path: root/lib
diff options
context:
space:
mode:
authorTom Stellard <thomas.stellard@amd.com>2013-11-13 23:58:51 +0000
committerTom Stellard <thomas.stellard@amd.com>2013-11-13 23:58:51 +0000
commit7c94599d1b34fbe3a3857edf41946dc62f9cfba2 (patch)
tree0ba79f09156021610aa20eb6867e825deeb60cb7 /lib
parent5aeb5e530e11a1473ecddb126b72cd4e37fada81 (diff)
downloadllvm-7c94599d1b34fbe3a3857edf41946dc62f9cfba2.tar.gz
llvm-7c94599d1b34fbe3a3857edf41946dc62f9cfba2.tar.bz2
llvm-7c94599d1b34fbe3a3857edf41946dc62f9cfba2.tar.xz
R600: Fix uninitialized variable usage
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194632 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib')
-rw-r--r--lib/Target/R600/SIInstrInfo.cpp10
1 files changed, 5 insertions, 5 deletions
diff --git a/lib/Target/R600/SIInstrInfo.cpp b/lib/Target/R600/SIInstrInfo.cpp
index b4380d0799..e293c3a22a 100644
--- a/lib/Target/R600/SIInstrInfo.cpp
+++ b/lib/Target/R600/SIInstrInfo.cpp
@@ -656,18 +656,18 @@ void SIInstrInfo::reserveIndirectRegisters(BitVector &Reserved,
for (int Index = Begin; Index <= End; ++Index)
Reserved.set(AMDGPU::VReg_32RegClass.getRegister(Index));
- for (int Index = std::max(0, Index - 1); Index <= End; ++Index)
+ for (int Index = std::max(0, Begin - 1); Index <= End; ++Index)
Reserved.set(AMDGPU::VReg_64RegClass.getRegister(Index));
- for (int Index = std::max(0, Index - 2); Index <= End; ++Index)
+ for (int Index = std::max(0, Begin - 2); Index <= End; ++Index)
Reserved.set(AMDGPU::VReg_96RegClass.getRegister(Index));
- for (int Index = std::max(0, Index - 3); Index <= End; ++Index)
+ for (int Index = std::max(0, Begin - 3); Index <= End; ++Index)
Reserved.set(AMDGPU::VReg_128RegClass.getRegister(Index));
- for (int Index = std::max(0, Index - 7); Index <= End; ++Index)
+ for (int Index = std::max(0, Begin - 7); Index <= End; ++Index)
Reserved.set(AMDGPU::VReg_256RegClass.getRegister(Index));
- for (int Index = std::max(0, Index - 15); Index <= End; ++Index)
+ for (int Index = std::max(0, Begin - 15); Index <= End; ++Index)
Reserved.set(AMDGPU::VReg_512RegClass.getRegister(Index));
}