diff options
| author | Michael Kuperstein <michael.m.kuperstein@intel.com> | 2014-02-26 12:06:36 +0000 |
|---|---|---|
| committer | Michael Kuperstein <michael.m.kuperstein@intel.com> | 2014-02-26 12:06:36 +0000 |
| commit | 2d0eef4c7dbd27ac63c2934a83235ea9f926f2eb (patch) | |
| tree | 0a6f00fa2858158259538bb0aa3628a461222020 /test/Bitcode/terminatorInstructions.3.2.ll | |
| parent | 2e0d7a9337dd6775e83b7a22318d932e8ceec364 (diff) | |
| download | llvm-2d0eef4c7dbd27ac63c2934a83235ea9f926f2eb.tar.gz llvm-2d0eef4c7dbd27ac63c2934a83235ea9f926f2eb.tar.bz2 llvm-2d0eef4c7dbd27ac63c2934a83235ea9f926f2eb.tar.xz | |
Ensure bitcode encoding of instructions and their operands stays stable.
This includes instructions with aggregate operands (insert/extract), instructions with vector operands (insert/extract/shuffle), binary arithmetic and bitwise instructions, conversion instructions and terminators.
Work was done by lama.saba@intel.com.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@202262 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/Bitcode/terminatorInstructions.3.2.ll')
| -rw-r--r-- | test/Bitcode/terminatorInstructions.3.2.ll | 47 |
1 files changed, 47 insertions, 0 deletions
diff --git a/test/Bitcode/terminatorInstructions.3.2.ll b/test/Bitcode/terminatorInstructions.3.2.ll new file mode 100644 index 0000000000..31e78967ee --- /dev/null +++ b/test/Bitcode/terminatorInstructions.3.2.ll @@ -0,0 +1,47 @@ +; RUN: llvm-dis < %s.bc| FileCheck %s
+
+; TerminatorOperations.3.2.ll.bc was generated by passing this file to llvm-as-3.2.
+; The test checks that LLVM does not misread terminator instructions from
+; older bitcode files.
+
+define i32 @condbr(i1 %cond){
+entry:
+; CHECK: br i1 %cond, label %TrueLabel, label %FalseLabel
+ br i1 %cond, label %TrueLabel, label %FalseLabel
+
+ TrueLabel:
+ ret i32 1
+
+ FalseLabel:
+ ret i32 0
+}
+
+define i32 @uncondbr(){
+entry:
+; CHECK: br label %uncondLabel
+ br label %uncondLabel
+
+ uncondLabel:
+ ret i32 1
+}
+
+define i32 @indirectbr(i8* %Addr){
+entry:
+; CHECK: indirectbr i8* %Addr, [label %bb1, label %bb2]
+ indirectbr i8* %Addr, [ label %bb1, label %bb2 ]
+
+ bb1:
+ ret i32 1
+
+ bb2:
+ ret i32 0
+}
+
+define void @unreachable(){
+entry:
+; CHECK: unreachable
+ unreachable
+
+ ret void
+}
+
|