diff options
author | Tim Northover <tnorthover@apple.com> | 2014-05-24 12:42:26 +0000 |
---|---|---|
committer | Tim Northover <tnorthover@apple.com> | 2014-05-24 12:42:26 +0000 |
commit | 9105f66d6f3cb6330ce77a88a0ef1ec0744aba85 (patch) | |
tree | d3360e2214cbc002d9587dba967b7ec514aeb997 /test/CodeGen/AArch64/neon-v1i1-setcc.ll | |
parent | 4ca8b0b66defbeff6693ce1fc68436a836939a53 (diff) | |
download | llvm-9105f66d6f3cb6330ce77a88a0ef1ec0744aba85.tar.gz llvm-9105f66d6f3cb6330ce77a88a0ef1ec0744aba85.tar.bz2 llvm-9105f66d6f3cb6330ce77a88a0ef1ec0744aba85.tar.xz |
AArch64/ARM64: remove AArch64 from tree prior to renaming ARM64.
I'm doing this in two phases for a better "git blame" record. This
commit removes the previous AArch64 backend and redirects all
functionality to ARM64. It also deduplicates test-lines and removes
orphaned AArch64 tests.
The next step will be "git mv ARM64 AArch64" and rewire most of the
tests.
Hopefully LLVM is still functional, though it would be even better if
no-one ever had to care because the rename happens straight
afterwards.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209576 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/AArch64/neon-v1i1-setcc.ll')
-rw-r--r-- | test/CodeGen/AArch64/neon-v1i1-setcc.ll | 69 |
1 files changed, 0 insertions, 69 deletions
diff --git a/test/CodeGen/AArch64/neon-v1i1-setcc.ll b/test/CodeGen/AArch64/neon-v1i1-setcc.ll deleted file mode 100644 index 114e44ac8b..0000000000 --- a/test/CodeGen/AArch64/neon-v1i1-setcc.ll +++ /dev/null @@ -1,69 +0,0 @@ -; RUN: llc < %s -verify-machineinstrs -mtriple=aarch64-none-linux-gnu -mattr=+neon -fp-contract=fast | FileCheck %s -; arm64 has a separate copy as aarch64-neon-v1i1-setcc.ll - -; This file test the DAG node like "v1i1 SETCC v1i64, v1i64". As the v1i1 type -; is illegal in AArch64 backend, the legalizer tries to scalarize this node. -; As the v1i64 operands of SETCC are legal types, they will not be scalarized. -; Currently the type legalizer will have an assertion failure as it assumes all -; operands of SETCC have been legalized. -; FIXME: If the algorithm of type scalarization is improved and can legaize -; "v1i1 SETCC" correctly, these test cases are not needed. - -define i64 @test_sext_extr_cmp_0(<1 x i64> %v1, <1 x i64> %v2) { -; CHECK-LABEL: test_sext_extr_cmp_0: -; CHECK: cmge d{{[0-9]+}}, d{{[0-9]+}}, d{{[0-9]+}} - %1 = icmp sge <1 x i64> %v1, %v2 - %2 = extractelement <1 x i1> %1, i32 0 - %vget_lane = sext i1 %2 to i64 - ret i64 %vget_lane -} - -define i64 @test_sext_extr_cmp_1(<1 x double> %v1, <1 x double> %v2) { -; CHECK-LABEL: test_sext_extr_cmp_1: -; CHECK: fcmeq d{{[0-9]+}}, d{{[0-9]+}}, d{{[0-9]+}} - %1 = fcmp oeq <1 x double> %v1, %v2 - %2 = extractelement <1 x i1> %1, i32 0 - %vget_lane = sext i1 %2 to i64 - ret i64 %vget_lane -} - -define <1 x i64> @test_select_v1i1_0(<1 x i64> %v1, <1 x i64> %v2, <1 x i64> %v3) { -; CHECK-LABEL: test_select_v1i1_0: -; CHECK: cmeq d{{[0-9]+}}, d{{[0-9]+}}, d{{[0-9]+}} -; CHECK: bsl v{{[0-9]+}}.8b, v{{[0-9]+}}.8b, v{{[0-9]+}}.8b - %1 = icmp eq <1 x i64> %v1, %v2 - %res = select <1 x i1> %1, <1 x i64> zeroinitializer, <1 x i64> %v3 - ret <1 x i64> %res -} - -define <1 x i64> @test_select_v1i1_1(<1 x double> %v1, <1 x double> %v2, <1 x i64> %v3) { -; CHECK-LABEL: test_select_v1i1_1: -; CHECK: fcmeq d{{[0-9]+}}, d{{[0-9]+}}, d{{[0-9]+}} -; CHECK: bsl v{{[0-9]+}}.8b, v{{[0-9]+}}.8b, v{{[0-9]+}}.8b - %1 = fcmp oeq <1 x double> %v1, %v2 - %res = select <1 x i1> %1, <1 x i64> zeroinitializer, <1 x i64> %v3 - ret <1 x i64> %res -} - -define <1 x double> @test_select_v1i1_2(<1 x i64> %v1, <1 x i64> %v2, <1 x double> %v3) { -; CHECK-LABEL: test_select_v1i1_2: -; CHECK: cmeq d{{[0-9]+}}, d{{[0-9]+}}, d{{[0-9]+}} -; CHECK: bsl v{{[0-9]+}}.8b, v{{[0-9]+}}.8b, v{{[0-9]+}}.8b - %1 = icmp eq <1 x i64> %v1, %v2 - %res = select <1 x i1> %1, <1 x double> zeroinitializer, <1 x double> %v3 - ret <1 x double> %res -} - -define i32 @test_br_extr_cmp(<1 x i64> %v1, <1 x i64> %v2) { -; CHECK-LABEL: test_br_extr_cmp: -; CHECK: cmp x{{[0-9]+}}, x{{[0-9]+}} - %1 = icmp eq <1 x i64> %v1, %v2 - %2 = extractelement <1 x i1> %1, i32 0 - br i1 %2, label %if.end, label %if.then - -if.then: - ret i32 0; - -if.end: - ret i32 1; -} |