diff options
| author | Evan Cheng <evan.cheng@apple.com> | 2010-10-28 01:49:06 +0000 |
|---|---|---|
| committer | Evan Cheng <evan.cheng@apple.com> | 2010-10-28 01:49:06 +0000 |
| commit | 0104d9de04f5620ad9f837efbd3d82f31c6ff451 (patch) | |
| tree | 47a891a2ed427ede38018df7b39f4015b85511f5 /test/CodeGen/ARM/fmscs.ll | |
| parent | 7c88cdcc3ba49101fa119ec3b403e9980934384e (diff) | |
| download | llvm-0104d9de04f5620ad9f837efbd3d82f31c6ff451.tar.gz llvm-0104d9de04f5620ad9f837efbd3d82f31c6ff451.tar.bz2 llvm-0104d9de04f5620ad9f837efbd3d82f31c6ff451.tar.xz | |
- Assign load / store with shifter op address modes the right itinerary classes.
- For now, loads of [r, r] addressing mode is the same as the
[r, r lsl/lsr/asr #] variants. ARMBaseInstrInfo::getOperandLatency() should
identify the former case and reduce the output latency by 1.
- Also identify [r, r << 2] case. This special form of shifter addressing mode
is "free".
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@117519 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/ARM/fmscs.ll')
| -rw-r--r-- | test/CodeGen/ARM/fmscs.ll | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/test/CodeGen/ARM/fmscs.ll b/test/CodeGen/ARM/fmscs.ll index 19359a1ae6..7a70543dee 100644 --- a/test/CodeGen/ARM/fmscs.ll +++ b/test/CodeGen/ARM/fmscs.ll @@ -19,6 +19,6 @@ entry: ; NFP0: vnmls.f32 s2, s1, s0 ; CORTEXA8: test: -; CORTEXA8: vnmls.f32 s1, s2, s0 +; CORTEXA8: vnmls.f32 s2, s1, s0 ; CORTEXA9: test: -; CORTEXA9: vnmls.f32 s0, s1, s2 +; CORTEXA9: vnmls.f32 s2, s1, s0 |