summaryrefslogtreecommitdiff
path: root/test/CodeGen/ARM/misched-copy-arm.ll
diff options
context:
space:
mode:
authorAndrew Trick <atrick@apple.com>2013-07-30 19:59:08 +0000
committerAndrew Trick <atrick@apple.com>2013-07-30 19:59:08 +0000
commit1e46fcd9891897f4fef8d8404214a7c9b6db158b (patch)
tree93a5d50220ddbc2d38245672a0947a3113d24772 /test/CodeGen/ARM/misched-copy-arm.ll
parent8717679c449db5555ec0ce2873bbbe53106f4c88 (diff)
downloadllvm-1e46fcd9891897f4fef8d8404214a7c9b6db158b.tar.gz
llvm-1e46fcd9891897f4fef8d8404214a7c9b6db158b.tar.bz2
llvm-1e46fcd9891897f4fef8d8404214a7c9b6db158b.tar.xz
MI Sched fix: assert "Disconnected LRG within the scheduling region."
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@187435 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/ARM/misched-copy-arm.ll')
-rw-r--r--test/CodeGen/ARM/misched-copy-arm.ll55
1 files changed, 54 insertions, 1 deletions
diff --git a/test/CodeGen/ARM/misched-copy-arm.ll b/test/CodeGen/ARM/misched-copy-arm.ll
index 4b15326008..6445b4a3a7 100644
--- a/test/CodeGen/ARM/misched-copy-arm.ll
+++ b/test/CodeGen/ARM/misched-copy-arm.ll
@@ -1,5 +1,5 @@
; REQUIRES: asserts
-; RUN: llc < %s -march=thumb -mcpu=swift -pre-RA-sched=source -enable-misched -verify-misched -debug-only=misched -o - 2>&1 > /dev/null | FileCheck %s
+; RUN: llc < %s -march=thumb -mcpu=swift -pre-RA-sched=source -join-globalcopies -enable-misched -verify-misched -debug-only=misched -o - 2>&1 > /dev/null | FileCheck %s
;
; Loop counter copies should be eliminated.
; There is also a MUL here, but we don't care where it is scheduled.
@@ -28,3 +28,56 @@ for.end: ; preds = %for.body, %entry
%s.0.lcssa = phi i32 [ 0, %entry ], [ %mul, %for.body ]
ret i32 %s.0.lcssa
}
+
+
+; This case was a crasher in constrainLocalCopy.
+; The problem was the t2LDR_PRE defining both the global and local lrg.
+; CHECK-LABEL: *** Final schedule for BB#5 ***
+; CHECK: %[[R4:vreg[0-9]+]]<def>, %[[R1:vreg[0-9]+]]<def,tied2> = t2LDR_PRE %[[R1]]<tied1>, 4
+; CHECK: %vreg{{[0-9]+}}<def> = COPY %[[R1]]
+; CHECK: %vreg{{[0-9]+}}<def> = COPY %[[R4]]
+; CHECK-LABEL: MACHINEINSTRS
+%struct.rtx_def = type { [4 x i8], [1 x %union.rtunion_def] }
+%union.rtunion_def = type { i64 }
+
+; Function Attrs: nounwind ssp
+declare hidden fastcc void @df_ref_record(i32* nocapture, %struct.rtx_def*, %struct.rtx_def**, %struct.rtx_def*, i32, i32) #0
+
+; Function Attrs: nounwind ssp
+define hidden fastcc void @df_def_record_1(i32* nocapture %df, %struct.rtx_def* %x, %struct.rtx_def* %insn) #0 {
+entry:
+ br label %while.cond
+
+while.cond: ; preds = %if.end28, %entry
+ %loc.0 = phi %struct.rtx_def** [ %rtx31, %if.end28 ], [ undef, %entry ]
+ %dst.0 = phi %struct.rtx_def* [ %0, %if.end28 ], [ undef, %entry ]
+ switch i32 undef, label %if.end47 [
+ i32 61, label %if.then46
+ i32 64, label %if.then24
+ i32 132, label %if.end28
+ i32 133, label %if.end28
+ ]
+
+if.then24: ; preds = %while.cond
+ br label %if.end28
+
+if.end28: ; preds = %if.then24, %while.cond, %while.cond
+ %dst.1 = phi %struct.rtx_def* [ undef, %if.then24 ], [ %dst.0, %while.cond ], [ %dst.0, %while.cond ]
+ %arrayidx30 = getelementptr inbounds %struct.rtx_def* %dst.1, i32 0, i32 1, i32 0
+ %rtx31 = bitcast %union.rtunion_def* %arrayidx30 to %struct.rtx_def**
+ %0 = load %struct.rtx_def** %rtx31, align 4, !tbaa !0
+ br label %while.cond
+
+if.then46: ; preds = %while.cond
+ tail call fastcc void @df_ref_record(i32* %df, %struct.rtx_def* %dst.0, %struct.rtx_def** %loc.0, %struct.rtx_def* %insn, i32 0, i32 undef)
+ unreachable
+
+if.end47: ; preds = %while.cond
+ ret void
+}
+
+attributes #0 = { nounwind ssp }
+
+!0 = metadata !{metadata !"any pointer", metadata !1}
+!1 = metadata !{metadata !"omnipotent char", metadata !2}
+!2 = metadata !{metadata !"Simple C/C++ TBAA"}