summaryrefslogtreecommitdiff
path: root/test/CodeGen/ARM/str_pre-2.ll
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2011-03-31 22:14:03 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2011-03-31 22:14:03 +0000
commitca6fd009ad7905f39ce66f16164c652337e14c61 (patch)
tree45131b54326b48f1db4f75766e4b639ddb94cad1 /test/CodeGen/ARM/str_pre-2.ll
parent7ebdc37d2bbfc62ff7957b346bb3a91eb6044d5f (diff)
downloadllvm-ca6fd009ad7905f39ce66f16164c652337e14c61.tar.gz
llvm-ca6fd009ad7905f39ce66f16164c652337e14c61.tar.bz2
llvm-ca6fd009ad7905f39ce66f16164c652337e14c61.tar.xz
Fix ARM tests to be register allocator independent.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128680 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/ARM/str_pre-2.ll')
-rw-r--r--test/CodeGen/ARM/str_pre-2.ll5
1 files changed, 4 insertions, 1 deletions
diff --git a/test/CodeGen/ARM/str_pre-2.ll b/test/CodeGen/ARM/str_pre-2.ll
index 465c7e676c..b24f75a6e2 100644
--- a/test/CodeGen/ARM/str_pre-2.ll
+++ b/test/CodeGen/ARM/str_pre-2.ll
@@ -1,4 +1,7 @@
-; RUN: llc < %s -mtriple=armv6-linux-gnu | FileCheck %s
+; RUN: llc < %s -mtriple=armv6-linux-gnu -regalloc=linearscan | FileCheck %s
+; RUN: llc < %s -mtriple=armv6-linux-gnu -regalloc=basic | FileCheck %s
+
+; The greedy register allocator uses a single CSR here, invalidating the test.
@b = external global i64*