summaryrefslogtreecommitdiff
path: root/test/CodeGen/R600
diff options
context:
space:
mode:
authorTom Stellard <thomas.stellard@amd.com>2014-06-20 17:05:57 +0000
committerTom Stellard <thomas.stellard@amd.com>2014-06-20 17:05:57 +0000
commit538c95179c6496cef56e28623a912c397bfe4b29 (patch)
treeca9478cf986ed7b4768e87dd539d54bd19a5e365 /test/CodeGen/R600
parent69e4786797780c25dbd7820b47998207d44a4d18 (diff)
downloadllvm-538c95179c6496cef56e28623a912c397bfe4b29.tar.gz
llvm-538c95179c6496cef56e28623a912c397bfe4b29.tar.bz2
llvm-538c95179c6496cef56e28623a912c397bfe4b29.tar.xz
R600/SI: Add a VALU pattern for i64 xor
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@211373 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/R600')
-rw-r--r--test/CodeGen/R600/xor.ll26
1 files changed, 26 insertions, 0 deletions
diff --git a/test/CodeGen/R600/xor.ll b/test/CodeGen/R600/xor.ll
index 0043041739..ab618cf40c 100644
--- a/test/CodeGen/R600/xor.ll
+++ b/test/CodeGen/R600/xor.ll
@@ -130,3 +130,29 @@ define void @vector_not_i64(i64 addrspace(1)* %out, i64 addrspace(1)* %in0, i64
store i64 %result, i64 addrspace(1)* %out
ret void
}
+
+; Test that we have a pattern to match xor inside a branch.
+; Note that in the future the backend may be smart enough to
+; use an SALU instruction for this.
+
+; SI-CHECK-LABEL: @xor_cf
+; SI-CHECK: V_XOR
+; SI-CHECK: V_XOR
+define void @xor_cf(i64 addrspace(1)* %out, i64 addrspace(1)* %in, i64 %a, i64 %b) {
+entry:
+ %0 = icmp eq i64 %a, 0
+ br i1 %0, label %if, label %else
+
+if:
+ %1 = xor i64 %a, %b
+ br label %endif
+
+else:
+ %2 = load i64 addrspace(1)* %in
+ br label %endif
+
+endif:
+ %3 = phi i64 [%1, %if], [%2, %else]
+ store i64 %3, i64 addrspace(1)* %out
+ ret void
+}