summaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/avx512-trunc-ext.ll
diff options
context:
space:
mode:
authorElena Demikhovsky <elena.demikhovsky@intel.com>2013-09-12 08:55:00 +0000
committerElena Demikhovsky <elena.demikhovsky@intel.com>2013-09-12 08:55:00 +0000
commitf9d2d2dc89f0c2d39f597038ee723fb9c9af91da (patch)
tree82130e13c69ae888b46a8b84a84c67784425659c /test/CodeGen/X86/avx512-trunc-ext.ll
parent112f7a637b18b1ae1e409c25768f47b178632459 (diff)
downloadllvm-f9d2d2dc89f0c2d39f597038ee723fb9c9af91da.tar.gz
llvm-f9d2d2dc89f0c2d39f597038ee723fb9c9af91da.tar.bz2
llvm-f9d2d2dc89f0c2d39f597038ee723fb9c9af91da.tar.xz
AVX-512: implemented extractelement with variable index.
Added parsing of mask register and "zeroing" semantic, like {%k1} {z}. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190595 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/X86/avx512-trunc-ext.ll')
-rw-r--r--test/CodeGen/X86/avx512-trunc-ext.ll6
1 files changed, 3 insertions, 3 deletions
diff --git a/test/CodeGen/X86/avx512-trunc-ext.ll b/test/CodeGen/X86/avx512-trunc-ext.ll
index a4f9a0394f..31db68cc58 100644
--- a/test/CodeGen/X86/avx512-trunc-ext.ll
+++ b/test/CodeGen/X86/avx512-trunc-ext.ll
@@ -67,7 +67,7 @@ define <8 x double> @fpext_test(<8 x float> %a) nounwind readnone {
}
; CHECK-LABEL: zext_16i1_to_16xi32
-; CHECK: vpbroadcastd LCP{{.*}}(%rip), %zmm0{%k1}{z}
+; CHECK: vpbroadcastd LCP{{.*}}(%rip), %zmm0 {%k1} {z}
; CHECK: ret
define <16 x i32> @zext_16i1_to_16xi32(i16 %b) {
%a = bitcast i16 %b to <16 x i1>
@@ -76,7 +76,7 @@ define <16 x i32> @zext_16i1_to_16xi32(i16 %b) {
}
; CHECK-LABEL: zext_8i1_to_8xi64
-; CHECK: vpbroadcastq LCP{{.*}}(%rip), %zmm0{%k1}{z}
+; CHECK: vpbroadcastq LCP{{.*}}(%rip), %zmm0 {%k1} {z}
; CHECK: ret
define <8 x i64> @zext_8i1_to_8xi64(i8 %b) {
%a = bitcast i8 %b to <8 x i1>
@@ -117,7 +117,7 @@ define i8 @trunc_8i16_to_8i1(<8 x i16> %a) {
}
; CHECK: sext_8i1_8i32
-; CHECK: vpbroadcastq LCP{{.*}}(%rip), %zmm0{%k1}{z}
+; CHECK: vpbroadcastq LCP{{.*}}(%rip), %zmm0 {%k1} {z}
; CHECK: ret
define <8 x i32> @sext_8i1_8i32(<8 x i32> %a1, <8 x i32> %a2) nounwind {
%x = icmp slt <8 x i32> %a1, %a2