summaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/vec_ins_extract-1.ll
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2009-01-29 16:10:46 +0000
committerDan Gohman <gohman@apple.com>2009-01-29 16:10:46 +0000
commit197e88f7963946dfdb4770ed27ee246eb087ca10 (patch)
treeb81bd617120f0fad84efc7a2d77dbb93fab883b7 /test/CodeGen/X86/vec_ins_extract-1.ll
parentb691b704ad90e20b05ca380de12c1dc6aefb1bbb (diff)
downloadllvm-197e88f7963946dfdb4770ed27ee246eb087ca10.tar.gz
llvm-197e88f7963946dfdb4770ed27ee246eb087ca10.tar.bz2
llvm-197e88f7963946dfdb4770ed27ee246eb087ca10.tar.xz
In the case of an extractelement on an insertelement value,
the element indices may be equal if either one is not a constant. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@63311 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/X86/vec_ins_extract-1.ll')
-rw-r--r--test/CodeGen/X86/vec_ins_extract-1.ll25
1 files changed, 25 insertions, 0 deletions
diff --git a/test/CodeGen/X86/vec_ins_extract-1.ll b/test/CodeGen/X86/vec_ins_extract-1.ll
new file mode 100644
index 0000000000..44ae039384
--- /dev/null
+++ b/test/CodeGen/X86/vec_ins_extract-1.ll
@@ -0,0 +1,25 @@
+; RUN: llvm-as < %s | llc -march=x86 | grep {(%esp,%eax,4)} | count 4
+
+; Inserts and extracts with variable indices must be lowered
+; to memory accesses.
+
+define i32 @t0(i32 inreg %t7, <4 x i32> inreg %t8) nounwind {
+ %t13 = insertelement <4 x i32> %t8, i32 76, i32 %t7
+ %t9 = extractelement <4 x i32> %t13, i32 0
+ ret i32 %t9
+}
+define i32 @t1(i32 inreg %t7, <4 x i32> inreg %t8) nounwind {
+ %t13 = insertelement <4 x i32> %t8, i32 76, i32 0
+ %t9 = extractelement <4 x i32> %t13, i32 %t7
+ ret i32 %t9
+}
+define <4 x i32> @t2(i32 inreg %t7, <4 x i32> inreg %t8) nounwind {
+ %t9 = extractelement <4 x i32> %t8, i32 %t7
+ %t13 = insertelement <4 x i32> %t8, i32 %t9, i32 0
+ ret <4 x i32> %t13
+}
+define <4 x i32> @t3(i32 inreg %t7, <4 x i32> inreg %t8) nounwind {
+ %t9 = extractelement <4 x i32> %t8, i32 0
+ %t13 = insertelement <4 x i32> %t8, i32 %t9, i32 %t7
+ ret <4 x i32> %t13
+}