diff options
| author | Jim Grosbach <grosbach@apple.com> | 2011-08-10 21:56:18 +0000 |
|---|---|---|
| committer | Jim Grosbach <grosbach@apple.com> | 2011-08-10 21:56:18 +0000 |
| commit | 251bf25e7ee9702fed2a66deeb404ce473f7bac1 (patch) | |
| tree | f3aa2365d7de113573bf8c4e02d3e9ad1ecd1fb9 /test/MC/ARM/arm-memory-instructions.s | |
| parent | b549bcfe6c19dbb24162c75bbcc06d4a5fa90cb8 (diff) | |
| download | llvm-251bf25e7ee9702fed2a66deeb404ce473f7bac1.tar.gz llvm-251bf25e7ee9702fed2a66deeb404ce473f7bac1.tar.bz2 llvm-251bf25e7ee9702fed2a66deeb404ce473f7bac1.tar.xz | |
ARM LDRD(register) assembly parsing and encoding.
Add support for literal encoding of #-0 along the way.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137254 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/MC/ARM/arm-memory-instructions.s')
| -rw-r--r-- | test/MC/ARM/arm-memory-instructions.s | 20 |
1 files changed, 20 insertions, 0 deletions
diff --git a/test/MC/ARM/arm-memory-instructions.s b/test/MC/ARM/arm-memory-instructions.s index a216a11780..6a1c566c23 100644 --- a/test/MC/ARM/arm-memory-instructions.s +++ b/test/MC/ARM/arm-memory-instructions.s @@ -114,8 +114,28 @@ _func: ldrd r7, r8, [r2, #15] ldrd r1, r2, [r9, #32]! ldrd r6, r7, [r1], #8 + ldrd r1, r2, [r8], #0 + ldrd r1, r2, [r8], #+0 + ldrd r1, r2, [r8], #-0 @ CHECK: ldrd r3, r4, [r5] @ encoding: [0xd0,0x30,0xc5,0xe1] @ CHECK: ldrd r7, r8, [r2, #15] @ encoding: [0xdf,0x70,0xc2,0xe1] @ CHECK: ldrd r1, r2, [r9, #32]! @ encoding: [0xd0,0x12,0xe9,0xe1] @ CHECK: ldrd r6, r7, [r1], #8 @ encoding: [0xd8,0x60,0xc1,0xe0] +@ CHECK: ldrd r1, r2, [r8], #0 @ encoding: [0xd0,0x10,0xc8,0xe0] +@ CHECK: ldrd r1, r2, [r8], #0 @ encoding: [0xd0,0x10,0xc8,0xe0] +@ CHECK: ldrd r1, r2, [r8], #-0 @ encoding: [0xd0,0x10,0x48,0xe0] + + +@------------------------------------------------------------------------------ +@ LDRD (register) +@------------------------------------------------------------------------------ + ldrd r3, r4, [r1, r3] + ldrd r4, r5, [r7, r2]! + ldrd r1, r2, [r8], r12 + ldrd r1, r2, [r8], -r12 + + ldrd r3, r4, [r1, r3] @ encoding: [0xd3,0x30,0x81,0xe1] + ldrd r4, r5, [r7, r2]! @ encoding: [0xd2,0x40,0xa7,0xe1] + ldrd r1, r2, [r8], r12 @ encoding: [0xdc,0x10,0x88,0xe0] + ldrd r1, r2, [r8], -r12 @ encoding: [0xdc,0x10,0x08,0xe0] |