diff options
author | Joey Gouly <joey.gouly@arm.com> | 2013-07-18 11:53:22 +0000 |
---|---|---|
committer | Joey Gouly <joey.gouly@arm.com> | 2013-07-18 11:53:22 +0000 |
commit | 59b3300664d062bf04159eacaeb44d6c729e6a8c (patch) | |
tree | b0d1aae4a37fc4414a542e7e512c7237a564593c /test/MC/ARM | |
parent | 722a26d63e717f5cfbf924e042f4f300bfee1328 (diff) | |
download | llvm-59b3300664d062bf04159eacaeb44d6c729e6a8c.tar.gz llvm-59b3300664d062bf04159eacaeb44d6c729e6a8c.tar.bz2 llvm-59b3300664d062bf04159eacaeb44d6c729e6a8c.tar.xz |
[ARMv8] Add NEON instructions VCVT{A, N, P, M}.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186574 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/MC/ARM')
-rw-r--r-- | test/MC/ARM/neon-v8.s | 36 | ||||
-rw-r--r-- | test/MC/ARM/thumb-neon-v8.s | 36 |
2 files changed, 72 insertions, 0 deletions
diff --git a/test/MC/ARM/neon-v8.s b/test/MC/ARM/neon-v8.s index cc9fb3aebf..06a22f7c4f 100644 --- a/test/MC/ARM/neon-v8.s +++ b/test/MC/ARM/neon-v8.s @@ -8,3 +8,39 @@ vminnm.f32 d5, d4, d30 @ CHECK: vminnm.f32 d5, d4, d30 @ encoding: [0x3e,0x5f,0x24,0xf3] vminnm.f32 q0, q13, q2 @ CHECK: vminnm.f32 q0, q13, q2 @ encoding: [0xd4,0x0f,0x2a,0xf3] + +vcvta.s32.f32 d4, d6 +@ CHECK: vcvta.s32.f32 d4, d6 @ encoding: [0x06,0x40,0xbb,0xf3] +vcvta.u32.f32 d12, d10 +@ CHECK: vcvta.u32.f32 d12, d10 @ encoding: [0x8a,0xc0,0xbb,0xf3] +vcvta.s32.f32 q4, q6 +@ CHECK: vcvta.s32.f32 q4, q6 @ encoding: [0x4c,0x80,0xbb,0xf3] +vcvta.u32.f32 q4, q10 +@ CHECK: vcvta.u32.f32 q4, q10 @ encoding: [0xe4,0x80,0xbb,0xf3] + +vcvtm.s32.f32 d1, d30 +@ CHECK: vcvtm.s32.f32 d1, d30 @ encoding: [0x2e,0x13,0xbb,0xf3] +vcvtm.u32.f32 d12, d10 +@ CHECK: vcvtm.u32.f32 d12, d10 @ encoding: [0x8a,0xc3,0xbb,0xf3] +vcvtm.s32.f32 q1, q10 +@ CHECK: vcvtm.s32.f32 q1, q10 @ encoding: [0x64,0x23,0xbb,0xf3] +vcvtm.u32.f32 q13, q1 +@ CHECK: vcvtm.u32.f32 q13, q1 @ encoding: [0xc2,0xa3,0xfb,0xf3] + +vcvtn.s32.f32 d15, d17 +@ CHECK: vcvtn.s32.f32 d15, d17 @ encoding: [0x21,0xf1,0xbb,0xf3] +vcvtn.u32.f32 d5, d3 +@ CHECK: vcvtn.u32.f32 d5, d3 @ encoding: [0x83,0x51,0xbb,0xf3] +vcvtn.s32.f32 q3, q8 +@ CHECK: vcvtn.s32.f32 q3, q8 @ encoding: [0x60,0x61,0xbb,0xf3] +vcvtn.u32.f32 q5, q3 +@ CHECK: vcvtn.u32.f32 q5, q3 @ encoding: [0xc6,0xa1,0xbb,0xf3] + +vcvtp.s32.f32 d11, d21 +@ CHECK: vcvtp.s32.f32 d11, d21 @ encoding: [0x25,0xb2,0xbb,0xf3] +vcvtp.u32.f32 d14, d23 +@ CHECK: vcvtp.u32.f32 d14, d23 @ encoding: [0xa7,0xe2,0xbb,0xf3] +vcvtp.s32.f32 q4, q15 +@ CHECK: vcvtp.s32.f32 q4, q15 @ encoding: [0x6e,0x82,0xbb,0xf3] +vcvtp.u32.f32 q9, q8 +@ CHECK: vcvtp.u32.f32 q9, q8 @ encoding: [0xe0,0x22,0xfb,0xf3] diff --git a/test/MC/ARM/thumb-neon-v8.s b/test/MC/ARM/thumb-neon-v8.s index eafd271e64..df40238757 100644 --- a/test/MC/ARM/thumb-neon-v8.s +++ b/test/MC/ARM/thumb-neon-v8.s @@ -8,3 +8,39 @@ vminnm.f32 d5, d4, d30 @ CHECK: vminnm.f32 d5, d4, d30 @ encoding: [0x24,0xff,0x3e,0x5f] vminnm.f32 q0, q13, q2 @ CHECK: vminnm.f32 q0, q13, q2 @ encoding: [0x2a,0xff,0xd4,0x0f] + +vcvta.s32.f32 d4, d6 +@ CHECK: vcvta.s32.f32 d4, d6 @ encoding: [0xbb,0xff,0x06,0x40] +vcvta.u32.f32 d12, d10 +@ CHECK: vcvta.u32.f32 d12, d10 @ encoding: [0xbb,0xff,0x8a,0xc0] +vcvta.s32.f32 q4, q6 +@ CHECK: vcvta.s32.f32 q4, q6 @ encoding: [0xbb,0xff,0x4c,0x80] +vcvta.u32.f32 q4, q10 +@ CHECK: vcvta.u32.f32 q4, q10 @ encoding: [0xbb,0xff,0xe4,0x80] + +vcvtm.s32.f32 d1, d30 +@ CHECK: vcvtm.s32.f32 d1, d30 @ encoding: [0xbb,0xff,0x2e,0x13] +vcvtm.u32.f32 d12, d10 +@ CHECK: vcvtm.u32.f32 d12, d10 @ encoding: [0xbb,0xff,0x8a,0xc3] +vcvtm.s32.f32 q1, q10 +@ CHECK: vcvtm.s32.f32 q1, q10 @ encoding: [0xbb,0xff,0x64,0x23] +vcvtm.u32.f32 q13, q1 +@ CHECK: vcvtm.u32.f32 q13, q1 @ encoding: [0xfb,0xff,0xc2,0xa3] + +vcvtn.s32.f32 d15, d17 +@ CHECK: vcvtn.s32.f32 d15, d17 @ encoding: [0xbb,0xff,0x21,0xf1] +vcvtn.u32.f32 d5, d3 +@ CHECK: vcvtn.u32.f32 d5, d3 @ encoding: [0xbb,0xff,0x83,0x51] +vcvtn.s32.f32 q3, q8 +@ CHECK: vcvtn.s32.f32 q3, q8 @ encoding: [0xbb,0xff,0x60,0x61] +vcvtn.u32.f32 q5, q3 +@ CHECK: vcvtn.u32.f32 q5, q3 @ encoding: [0xbb,0xff,0xc6,0xa1] + +vcvtp.s32.f32 d11, d21 +@ CHECK: vcvtp.s32.f32 d11, d21 @ encoding: [0xbb,0xff,0x25,0xb2] +vcvtp.u32.f32 d14, d23 +@ CHECK: vcvtp.u32.f32 d14, d23 @ encoding: [0xbb,0xff,0xa7,0xe2] +vcvtp.s32.f32 q4, q15 +@ CHECK: vcvtp.s32.f32 q4, q15 @ encoding: [0xbb,0xff,0x6e,0x82] +vcvtp.u32.f32 q9, q8 +@ CHECK: vcvtp.u32.f32 q9, q8 @ encoding: [0xfb,0xff,0xe0,0x22] |