diff options
| author | Ben Langmuir <ben.langmuir@intel.com> | 2013-09-12 15:51:31 +0000 |
|---|---|---|
| committer | Ben Langmuir <ben.langmuir@intel.com> | 2013-09-12 15:51:31 +0000 |
| commit | 1f1bd9a54d25d4e2c5da13c2cae7fa5e3d8acc9f (patch) | |
| tree | 6a4093eec10f724f5f8bc99e58474ecfa2ec66e8 /test/MC/Disassembler/X86 | |
| parent | c0b12dfd0a83081c1ebbb55a89c7a2c1f98f1842 (diff) | |
| download | llvm-1f1bd9a54d25d4e2c5da13c2cae7fa5e3d8acc9f.tar.gz llvm-1f1bd9a54d25d4e2c5da13c2cae7fa5e3d8acc9f.tar.bz2 llvm-1f1bd9a54d25d4e2c5da13c2cae7fa5e3d8acc9f.tar.xz | |
Partial support for Intel SHA Extensions (sha1rnds4)
Add basic assembly/disassembly support for the first Intel SHA
instruction 'sha1rnds4'. Also includes feature flag, and test cases.
Support for the remaining instructions will follow in a separate patch.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190611 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/MC/Disassembler/X86')
| -rw-r--r-- | test/MC/Disassembler/X86/x86-64.txt | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/test/MC/Disassembler/X86/x86-64.txt b/test/MC/Disassembler/X86/x86-64.txt index bf1fa21717..4e9bfa3be8 100644 --- a/test/MC/Disassembler/X86/x86-64.txt +++ b/test/MC/Disassembler/X86/x86-64.txt @@ -157,3 +157,9 @@ # CHECK: movabsq %rax, -6066930261531658096 0x48 0xa3 0x90 0x78 0x56 0x34 0x12 0xef 0xcd 0xab + +# CHECK: sha1rnds4 $1, %xmm1, %xmm2 +0x0f 0x3a 0xcc 0xd1 0x01 + +# CHECK: sha1rnds4 $1, (%rax), %xmm2 +0x0f 0x3a 0xcc 0x10 0x01
\ No newline at end of file |