diff options
| author | Akira Hatanaka <ahatanaka@mips.com> | 2013-07-22 19:30:38 +0000 |
|---|---|---|
| committer | Akira Hatanaka <ahatanaka@mips.com> | 2013-07-22 19:30:38 +0000 |
| commit | 9a05b98ef9ec58c52f35ce04677f24ef62a79701 (patch) | |
| tree | bb57781a57ff97c48da73b224b5e0edd4c7f9e9b /test/MC/Mips/mips-fpu-instructions.s | |
| parent | 30115ec7a3e35038554d4131f3c515744cbdd933 (diff) | |
| download | llvm-9a05b98ef9ec58c52f35ce04677f24ef62a79701.tar.gz llvm-9a05b98ef9ec58c52f35ce04677f24ef62a79701.tar.bz2 llvm-9a05b98ef9ec58c52f35ce04677f24ef62a79701.tar.xz | |
[mips] Fix MipsAsmParser::parseCCRRegs.
Enable parsing all 32 floating point control registers $0-31 and stop trying to
parse floating point condition code register $fcc0. Also, return ParseFail if
the operand being parsed is not in the expected format.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186861 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/MC/Mips/mips-fpu-instructions.s')
| -rw-r--r-- | test/MC/Mips/mips-fpu-instructions.s | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/test/MC/Mips/mips-fpu-instructions.s b/test/MC/Mips/mips-fpu-instructions.s index 5ff31f3e49..256ce4513b 100644 --- a/test/MC/Mips/mips-fpu-instructions.s +++ b/test/MC/Mips/mips-fpu-instructions.s @@ -138,7 +138,8 @@ # FP move instructions #------------------------------------------------------------------------------ -# CHECK: cfc1 $6, $fcc0 # encoding: [0x00,0x00,0x46,0x44] +# CHECK: cfc1 $6, $0 # encoding: [0x00,0x00,0x46,0x44] +# CHECK: ctc1 $10, $31 # encoding: [0x00,0xf8,0xca,0x44] # CHECK: mfc1 $6, $f7 # encoding: [0x00,0x38,0x06,0x44] # CHECK: mfhi $5 # encoding: [0x10,0x28,0x00,0x00] # CHECK: mflo $5 # encoding: [0x12,0x28,0x00,0x00] @@ -162,6 +163,7 @@ # CHECK: suxc1 $f4, $24($5) # encoding: [0x0d,0x20,0xb8,0x4c] cfc1 $a2,$0 + ctc1 $10,$31 mfc1 $a2,$f7 mfhi $a1 mflo $a1 |