diff options
| author | Johnny Chen <johnny.chen@apple.com> | 2011-04-05 21:49:44 +0000 |
|---|---|---|
| committer | Johnny Chen <johnny.chen@apple.com> | 2011-04-05 21:49:44 +0000 |
| commit | c584e317e9d5795129e747c9b0854165e39933f1 (patch) | |
| tree | b82013652a2f1e6877ea7a4ab381abb609c3df32 /test/MC | |
| parent | 76706013131247121a3a153f378946a0cb0e319c (diff) | |
| download | llvm-c584e317e9d5795129e747c9b0854165e39933f1.tar.gz llvm-c584e317e9d5795129e747c9b0854165e39933f1.tar.bz2 llvm-c584e317e9d5795129e747c9b0854165e39933f1.tar.xz | |
ARM disassembler was erroneously accepting an invalid LSL instruction.
For register-controlled shifts, we should check that the encoding constraint
Inst{7} = 0 and Inst{4} = 1 is satisfied.
rdar://problem/9237693
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128941 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/MC')
| -rw-r--r-- | test/MC/Disassembler/ARM/invalid-MOVs-LSL-arm.txt | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/test/MC/Disassembler/ARM/invalid-MOVs-LSL-arm.txt b/test/MC/Disassembler/ARM/invalid-MOVs-LSL-arm.txt new file mode 100644 index 0000000000..3165ff794f --- /dev/null +++ b/test/MC/Disassembler/ARM/invalid-MOVs-LSL-arm.txt @@ -0,0 +1,9 @@ +# RUN: llvm-mc --disassemble %s -triple=arm-apple-darwin9 |& grep {invalid instruction encoding} + +# Opcode=196 Name=MOVs Format=ARM_FORMAT_DPSOREGFRM(5) +# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 +# ------------------------------------------------------------------------------------------------- +# | 1: 1: 0: 1| 0: 0: 0: 1| 1: 0: 1: 0| 0: 0: 0: 0| 0: 1: 0: 0| 0: 0: 1: 0| 1: 0: 0: 1| 0: 0: 1: 1| +# ------------------------------------------------------------------------------------------------- +# A8.6.89 LSL (register): Inst{7-4} = 0b0001 +0x93 0x42 0xa0 0xd1 |