diff options
| author | Evan Cheng <evan.cheng@apple.com> | 2009-06-25 20:59:23 +0000 |
|---|---|---|
| committer | Evan Cheng <evan.cheng@apple.com> | 2009-06-25 20:59:23 +0000 |
| commit | 1e249e3705bccd20d72d9131e9f904dc10595c02 (patch) | |
| tree | f3a322621e11b64ab3f1403ab417418c1446e772 /test | |
| parent | 1af2231da64a14d638406d133c7912bfc1c8a9ce (diff) | |
| download | llvm-1e249e3705bccd20d72d9131e9f904dc10595c02.tar.gz llvm-1e249e3705bccd20d72d9131e9f904dc10595c02.tar.bz2 llvm-1e249e3705bccd20d72d9131e9f904dc10595c02.tar.xz | |
ISD::ADDE / ISD::SUBE updates the carry bit so they should isle to ADCS and SBCS / RSCS.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@74200 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test')
| -rw-r--r-- | test/CodeGen/ARM/carry.ll | 16 | ||||
| -rw-r--r-- | test/CodeGen/Thumb2/carry.ll | 16 |
2 files changed, 32 insertions, 0 deletions
diff --git a/test/CodeGen/ARM/carry.ll b/test/CodeGen/ARM/carry.ll new file mode 100644 index 0000000000..82a569398d --- /dev/null +++ b/test/CodeGen/ARM/carry.ll @@ -0,0 +1,16 @@ +; RUN: llvm-as < %s | llc -march=arm | grep "subs r" | count 2 +; RUN: llvm-as < %s | llc -march=arm | grep adc +; RUN: llvm-as < %s | llc -march=arm | grep sbc + +define i64 @f1(i64 %a, i64 %b) { +entry: + %tmp = sub i64 %a, %b + ret i64 %tmp +} + +define i64 @f2(i64 %a, i64 %b) { +entry: + %tmp1 = shl i64 %a, 1 + %tmp2 = sub i64 %tmp1, %b + ret i64 %tmp2 +} diff --git a/test/CodeGen/Thumb2/carry.ll b/test/CodeGen/Thumb2/carry.ll new file mode 100644 index 0000000000..aa551c7d47 --- /dev/null +++ b/test/CodeGen/Thumb2/carry.ll @@ -0,0 +1,16 @@ +; RUN: llvm-as < %s | llc -march=thumb -mattr=+thumb2 | grep "subs r" | count 2 +; RUN: llvm-as < %s | llc -march=thumb -mattr=+thumb2 | grep adc +; RUN: llvm-as < %s | llc -march=thumb -mattr=+thumb2 | grep sbc + +define i64 @f1(i64 %a, i64 %b) { +entry: + %tmp = sub i64 %a, %b + ret i64 %tmp +} + +define i64 @f2(i64 %a, i64 %b) { +entry: + %tmp1 = shl i64 %a, 1 + %tmp2 = sub i64 %tmp1, %b + ret i64 %tmp2 +} |