summaryrefslogtreecommitdiff
path: root/test
diff options
context:
space:
mode:
authorHal Finkel <hfinkel@anl.gov>2013-01-30 21:17:42 +0000
committerHal Finkel <hfinkel@anl.gov>2013-01-30 21:17:42 +0000
commit5bb16fdbb363abee2b9495116ff1a97568460cae (patch)
tree4fa301d922726dcc06b17c87ca00bb5165e9242b /test
parent2f89e8144b960468e4135f6d17cb6aac69197cbb (diff)
downloadllvm-5bb16fdbb363abee2b9495116ff1a97568460cae.tar.gz
llvm-5bb16fdbb363abee2b9495116ff1a97568460cae.tar.bz2
llvm-5bb16fdbb363abee2b9495116ff1a97568460cae.tar.xz
Add definitions for the PPC a2q core marked as having QPX available
This is the first commit of a large series which will add support for the QPX vector instruction set to the PowerPC backend. This instruction set is used on the IBM Blue Gene/Q supercomputers. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@173973 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test')
-rw-r--r--test/CodeGen/PowerPC/a2q.ll10
1 files changed, 10 insertions, 0 deletions
diff --git a/test/CodeGen/PowerPC/a2q.ll b/test/CodeGen/PowerPC/a2q.ll
new file mode 100644
index 0000000000..b26480f08b
--- /dev/null
+++ b/test/CodeGen/PowerPC/a2q.ll
@@ -0,0 +1,10 @@
+; RUN: llc < %s -march=ppc64 -mcpu=a2q | FileCheck %s
+; RUN: llc < %s -march=ppc64 -mcpu=a2 -mattr=+qpx | FileCheck %s
+
+define void @foo() {
+entry:
+ ret void
+}
+
+; CHECK: @foo
+