diff options
author | Chris Lattner <sabre@nondot.org> | 2008-08-26 06:19:02 +0000 |
---|---|---|
committer | Chris Lattner <sabre@nondot.org> | 2008-08-26 06:19:02 +0000 |
commit | 6ba50a92525521b46ef5c72ee5a0f80ba0263c01 (patch) | |
tree | 0f82cb2604469039e9905639fda8d26165004688 /test | |
parent | 09c5d8baa2c068fead50630ec2432a5dd1e7b904 (diff) | |
download | llvm-6ba50a92525521b46ef5c72ee5a0f80ba0263c01.tar.gz llvm-6ba50a92525521b46ef5c72ee5a0f80ba0263c01.tar.bz2 llvm-6ba50a92525521b46ef5c72ee5a0f80ba0263c01.tar.xz |
If an xmm register is referenced explicitly in an inline asm, make sure to
assign it to a version of the xmm register with the regclass that matches its
type. This fixes PR2715, a bug handling some crazy xpcom case in mozilla.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55358 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test')
-rw-r--r-- | test/CodeGen/X86/2008-08-25-AsmRegTypeMismatch.ll | 16 |
1 files changed, 16 insertions, 0 deletions
diff --git a/test/CodeGen/X86/2008-08-25-AsmRegTypeMismatch.ll b/test/CodeGen/X86/2008-08-25-AsmRegTypeMismatch.ll new file mode 100644 index 0000000000..8d987b5011 --- /dev/null +++ b/test/CodeGen/X86/2008-08-25-AsmRegTypeMismatch.ll @@ -0,0 +1,16 @@ +; RUN: llvm-as < %s | llc -mcpu=yonah +; PR2715 +target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128" +target triple = "x86_64-unknown-linux-gnu" + %struct.XPTTypeDescriptorPrefix = type { i8 } + %struct.nsISupports = type { i32 (...)** } + %struct.nsXPTCMiniVariant = type { %"struct.nsXPTCMiniVariant::._39" } + %"struct.nsXPTCMiniVariant::._39" = type { i64 } + %struct.nsXPTCVariant = type { %struct.nsXPTCMiniVariant, i8*, %struct.nsXPTType, i8 } + %struct.nsXPTType = type { %struct.XPTTypeDescriptorPrefix } + +define i32 @XPTC_InvokeByIndex(%struct.nsISupports* %that, i32 %methodIndex, i32 %paramCount, %struct.nsXPTCVariant* %params) nounwind { +entry: + call void asm sideeffect "", "{xmm0},{xmm1},{xmm2},{xmm3},{xmm4},{xmm5},{xmm6},{xmm7},~{dirflag},~{fpsr},~{flags}"( double undef, double undef, double undef, double 1.0, double undef, double 0.0, double undef, double 0.0 ) nounwind + ret i32 0 +} |