diff options
| author | Daniel Sanders <daniel.sanders@imgtec.com> | 2014-02-20 13:13:33 +0000 |
|---|---|---|
| committer | Daniel Sanders <daniel.sanders@imgtec.com> | 2014-02-20 13:13:33 +0000 |
| commit | 7934a2a9f1d8d8dc220f5b25a303a770306d51d1 (patch) | |
| tree | e8bb4ab5dcec9b659b8a118305a2151a875d680f /test | |
| parent | b584e193b59701a4aaf3173cbe5ae022b3f53843 (diff) | |
| download | llvm-7934a2a9f1d8d8dc220f5b25a303a770306d51d1.tar.gz llvm-7934a2a9f1d8d8dc220f5b25a303a770306d51d1.tar.bz2 llvm-7934a2a9f1d8d8dc220f5b25a303a770306d51d1.tar.xz | |
[mips] Make mips64 the default CPU for the mips64 architecture
Summary:
This is consistent with the integrated assembler.
All mips64 codegen tests previously passed -mcpu. Removed -mcpu from
blez_bgez.ll and const-mult.ll to cover the default case.
Ideally, the two implementations of selectMipsCPU() will be merged but it's
proven difficult to find a home for the function that doesn't cause link errors.
For now, we'll hoist the common functionality into a function and mark it with
FIXME's.
Reviewers: jacksprat, matheusalmeida
Reviewed By: matheusalmeida
Differential Revision: http://llvm-reviews.chandlerc.com/D2830
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@201782 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test')
| -rw-r--r-- | test/CodeGen/Mips/blez_bgez.ll | 2 | ||||
| -rw-r--r-- | test/CodeGen/Mips/const-mult.ll | 2 |
2 files changed, 2 insertions, 2 deletions
diff --git a/test/CodeGen/Mips/blez_bgez.ll b/test/CodeGen/Mips/blez_bgez.ll index f6a5e4f47a..dcda047f8d 100644 --- a/test/CodeGen/Mips/blez_bgez.ll +++ b/test/CodeGen/Mips/blez_bgez.ll @@ -1,5 +1,5 @@ ; RUN: llc -march=mipsel < %s | FileCheck %s -; RUN: llc -march=mips64el -mcpu=mips64 < %s | FileCheck %s +; RUN: llc -march=mips64el < %s | FileCheck %s ; CHECK-LABEL: test_blez: ; CHECK: blez ${{[0-9]+}}, $BB diff --git a/test/CodeGen/Mips/const-mult.ll b/test/CodeGen/Mips/const-mult.ll index 5237f47d8a..186202141d 100644 --- a/test/CodeGen/Mips/const-mult.ll +++ b/test/CodeGen/Mips/const-mult.ll @@ -1,5 +1,5 @@ ; RUN: llc -march=mipsel < %s | FileCheck %s -check-prefix=CHECK -; RUN: llc -march=mips64el -mcpu=mips64 < %s | FileCheck %s -check-prefix=CHECK -check-prefix=CHECK64 +; RUN: llc -march=mips64el < %s | FileCheck %s -check-prefix=CHECK -check-prefix=CHECK64 ; CHECK-LABEL: mul5_32: ; CHECK: sll $[[R0:[0-9]+]], $4, 2 |