diff options
author | Jim Grosbach <grosbach@apple.com> | 2011-12-08 22:19:04 +0000 |
---|---|---|
committer | Jim Grosbach <grosbach@apple.com> | 2011-12-08 22:19:04 +0000 |
commit | 8759c3f548e03f7caff45f35fde49ed3e8c1cf71 (patch) | |
tree | b6aaa4eef44e5b2823fe07db7574a4e3949f04cf /test | |
parent | 243eb9ecbbc6775e346e94025bd255bbceac9fca (diff) | |
download | llvm-8759c3f548e03f7caff45f35fde49ed3e8c1cf71.tar.gz llvm-8759c3f548e03f7caff45f35fde49ed3e8c1cf71.tar.bz2 llvm-8759c3f548e03f7caff45f35fde49ed3e8c1cf71.tar.xz |
ARM 64-bit VEXT assembly uses a .64 suffix, not .32, amazingly enough.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146194 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test')
-rw-r--r-- | test/MC/ARM/neon-shuffle-encoding.s | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/test/MC/ARM/neon-shuffle-encoding.s b/test/MC/ARM/neon-shuffle-encoding.s index d62f79a701..26734c161b 100644 --- a/test/MC/ARM/neon-shuffle-encoding.s +++ b/test/MC/ARM/neon-shuffle-encoding.s @@ -6,6 +6,7 @@ vext.8 q8, q9, q8, #7 vext.16 d16, d17, d16, #3 vext.32 q8, q9, q8, #3 + vext.64 q8, q9, q8, #1 vext.8 d17, d16, #3 vext.8 d7, d11, #5 @@ -13,6 +14,7 @@ vext.8 q9, q4, #7 vext.16 d1, d26, #3 vext.32 q5, q8, #3 + vext.64 q5, q8, #1 @ CHECK: vext.8 d16, d17, d16, #3 @ encoding: [0xa0,0x03,0xf1,0xf2] @@ -21,6 +23,7 @@ @ CHECK: vext.8 q8, q9, q8, #7 @ encoding: [0xe0,0x07,0xf2,0xf2] @ CHECK: vext.16 d16, d17, d16, #3 @ encoding: [0xa0,0x06,0xf1,0xf2] @ CHECK: vext.32 q8, q9, q8, #3 @ encoding: [0xe0,0x0c,0xf2,0xf2] +@ CHECK: vext.64 q8, q9, q8, #1 @ encoding: [0xe0,0x08,0xf2,0xf2] @ CHECK: vext.8 d17, d17, d16, #3 @ encoding: [0xa0,0x13,0xf1,0xf2] @ CHECK: vext.8 d7, d7, d11, #5 @ encoding: [0x0b,0x75,0xb7,0xf2] @@ -28,6 +31,7 @@ @ CHECK: vext.8 q9, q9, q4, #7 @ encoding: [0xc8,0x27,0xf2,0xf2] @ CHECK: vext.16 d1, d1, d26, #3 @ encoding: [0x2a,0x16,0xb1,0xf2] @ CHECK: vext.32 q5, q5, q8, #3 @ encoding: [0x60,0xac,0xba,0xf2] +@ CHECK: vext.64 q5, q5, q8, #1 @ encoding: [0x60,0xa8,0xba,0xf2] vtrn.8 d17, d16 |