summaryrefslogtreecommitdiff
path: root/utils/TableGen/X86RecognizableInstr.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2011-10-14 03:21:46 +0000
committerCraig Topper <craig.topper@gmail.com>2011-10-14 03:21:46 +0000
commit909652f6876a97d63db20606cd1b37e95d016caf (patch)
treea0a7eb7f62431538b9fbfbadb4c6b500dbd3ef96 /utils/TableGen/X86RecognizableInstr.cpp
parent91d2cc9cdd5f5c5fa89b4efa75217c96cbd38356 (diff)
downloadllvm-909652f6876a97d63db20606cd1b37e95d016caf.tar.gz
llvm-909652f6876a97d63db20606cd1b37e95d016caf.tar.bz2
llvm-909652f6876a97d63db20606cd1b37e95d016caf.tar.xz
Add X86 TZCNT instruction and patterns to select it. Also added core-avx2 processor which is gcc's name for Haswell.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141939 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'utils/TableGen/X86RecognizableInstr.cpp')
0 files changed, 0 insertions, 0 deletions