summaryrefslogtreecommitdiff
path: root/utils
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2008-08-19 20:58:14 +0000
committerDan Gohman <gohman@apple.com>2008-08-19 20:58:14 +0000
commitcf711aa5b66ed684ebc65e08369abab911d6f799 (patch)
tree5aa0774cc788739bde4303d423d2c0a8f08ad382 /utils
parentd1d2ee8ccbcf0d8c54a07413d4ae599ebfdda14b (diff)
downloadllvm-cf711aa5b66ed684ebc65e08369abab911d6f799.tar.gz
llvm-cf711aa5b66ed684ebc65e08369abab911d6f799.tar.bz2
llvm-cf711aa5b66ed684ebc65e08369abab911d6f799.tar.xz
For now, restrict FastISel to instructions that only involve one
register class. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55008 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'utils')
-rw-r--r--utils/TableGen/FastISelEmitter.cpp8
1 files changed, 6 insertions, 2 deletions
diff --git a/utils/TableGen/FastISelEmitter.cpp b/utils/TableGen/FastISelEmitter.cpp
index 31e0d1953c..b434c15d8c 100644
--- a/utils/TableGen/FastISelEmitter.cpp
+++ b/utils/TableGen/FastISelEmitter.cpp
@@ -62,7 +62,8 @@ struct OperandsSignature {
///
bool initialize(TreePatternNode *InstPatNode,
const CodeGenTarget &Target,
- MVT::SimpleValueType VT) {
+ MVT::SimpleValueType VT,
+ const CodeGenRegisterClass *DstRC) {
for (unsigned i = 0, e = InstPatNode->getNumChildren(); i != e; ++i) {
TreePatternNode *Op = InstPatNode->getChild(i);
if (!Op->isLeaf())
@@ -82,6 +83,9 @@ struct OperandsSignature {
const CodeGenRegisterClass *RC = &Target.getRegisterClass(OpLeafRec);
if (!RC)
return false;
+ // For now, all the operands must have the same register class.
+ if (DstRC != RC)
+ return false;
// For now, all the operands must have the same type.
if (Op->getTypeNum(0) != VT)
return false;
@@ -230,7 +234,7 @@ void FastISelEmitter::run(std::ostream &OS) {
// Check all the operands.
OperandsSignature Operands;
- if (!Operands.initialize(InstPatNode, Target, VT))
+ if (!Operands.initialize(InstPatNode, Target, VT, DstRC))
continue;
// If it's not a known signature, ignore it.