summaryrefslogtreecommitdiff
path: root/test/CodeGen/AArch64/regress-tblgen-chains.ll
diff options
context:
space:
mode:
Diffstat (limited to 'test/CodeGen/AArch64/regress-tblgen-chains.ll')
-rw-r--r--test/CodeGen/AArch64/regress-tblgen-chains.ll24
1 files changed, 16 insertions, 8 deletions
diff --git a/test/CodeGen/AArch64/regress-tblgen-chains.ll b/test/CodeGen/AArch64/regress-tblgen-chains.ll
index a013a450e9..1f8ad4503c 100644
--- a/test/CodeGen/AArch64/regress-tblgen-chains.ll
+++ b/test/CodeGen/AArch64/regress-tblgen-chains.ll
@@ -1,4 +1,5 @@
-; RUN: llc -verify-machineinstrs -mtriple=aarch64-none-linux-gnu < %s | FileCheck %s
+; RUN: llc -verify-machineinstrs -mtriple=aarch64-none-linux-gnu < %s | FileCheck %s --check-prefix CHECK-AARCH64
+; RUN: llc -verify-machineinstrs -mtriple=arm64-apple-ios7.0 -o - %s | FileCheck %s --check-prefix CHECK-ARM64
; When generating DAG selection tables, TableGen used to only flag an
; instruction as needing a chain on its own account if it had a built-in pattern
@@ -12,25 +13,32 @@
declare void @bar(i8*)
define i64 @test_chains() {
-; CHECK-LABEL: test_chains:
+; CHECK-AARCH64-LABEL: test_chains:
+; CHECK-ARM64-LABEL: test_chains:
%locvar = alloca i8
call void @bar(i8* %locvar)
-; CHECK: bl bar
+; CHECK: bl {{_?bar}}
%inc.1 = load i8* %locvar
%inc.2 = zext i8 %inc.1 to i64
%inc.3 = add i64 %inc.2, 1
%inc.4 = trunc i64 %inc.3 to i8
store i8 %inc.4, i8* %locvar
-; CHECK: ldrb {{w[0-9]+}}, [sp, [[LOCADDR:#[0-9]+]]]
-; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, #1
-; CHECK: strb {{w[0-9]+}}, [sp, [[LOCADDR]]]
-; CHECK: ldrb {{w[0-9]+}}, [sp, [[LOCADDR]]]
+; CHECK-AARCH64: ldrb {{w[0-9]+}}, [sp, [[LOCADDR:#[0-9]+]]]
+; CHECK-AARCH64: add {{w[0-9]+}}, {{w[0-9]+}}, #1
+; CHECK-AARCH64: strb {{w[0-9]+}}, [sp, [[LOCADDR]]]
+; CHECK-AARCH64: ldrb {{w[0-9]+}}, [sp, [[LOCADDR]]]
+
+; CHECK-ARM64: ldurb {{w[0-9]+}}, [x29, [[LOCADDR:#-?[0-9]+]]]
+; CHECK-ARM64: add {{w[0-9]+}}, {{w[0-9]+}}, #1
+; CHECK-ARM64: sturb {{w[0-9]+}}, [x29, [[LOCADDR]]]
+; CHECK-ARM64: ldurb {{w[0-9]+}}, [x29, [[LOCADDR]]]
%ret.1 = load i8* %locvar
%ret.2 = zext i8 %ret.1 to i64
ret i64 %ret.2
-; CHECK: ret
+; CHECK-AARCH64: ret
+; CHECK-ARM64: ret
}