summaryrefslogtreecommitdiff
path: root/include/llvm/Target/TargetInstrInfo.h
Commit message (Expand)AuthorAge
* The hazard recognizer only needs a subtarget, not a target machineEric Christopher2014-06-13
* Add a new attribute called 'jumptable' that creates jump-instruction tables f...Tom Roeder2014-06-05
* [C++11] More 'nullptr' conversion. In some cases just using a boolean check i...Craig Topper2014-04-14
* Added a size field to the stack map record to handle subregister spills.Andrew Trick2013-11-17
* Fix the ExecutionDepsFix pass to handle AVX instructions.Andrew Trick2013-10-14
* IfConverter: Use TargetSchedule for instruction latenciesArnold Schwaighofer2013-09-30
* mi-sched: Load clustering is a bit to expensive to enable unconditionally.Andrew Trick2013-09-04
* [SystemZ] Remove no-op MVCsRichard Sandiford2013-07-05
* DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineI...David Blaikie2013-06-16
* Machine Model: Add MicroOpBufferSize and resource BufferSize.Andrew Trick2013-06-15
* Add a comment to TargetInstrInfo about FoldImmediateHal Finkel2013-04-06
* Clean up some confusing language, and use more realistic examples.Jakob Stoklund Olesen2013-04-05
* Sort the #include lines for the include/... tree with the script.Chandler Carruth2012-12-03
* Remove all references to TargetInstrInfoImpl.Jakob Stoklund Olesen2012-11-28
* Move the guts of TargetInstrInfoImpl into the TargetInstrInfo class.Jakob Stoklund Olesen2012-11-28
* Work around a layering violation from Target to CodeGen.Benjamin Kramer2012-11-16
* misched: rename interfaceto avoid gcc warningsAndrew Trick2012-11-12
* misched: Target-independent support for MacroFusion.Andrew Trick2012-11-12
* misched: Target-independent support for load/store clustering.Andrew Trick2012-11-12
* misched: Use the TargetSchedModel interface wherever possible.Andrew Trick2012-10-10
* TargetSchedModel API. Implement latency lookup, disabled.Andrew Trick2012-09-18
* Revert r164061-r164067. Most of the new subtarget emitter.Andrew Trick2012-09-17
* TargetSchedModel API. Implement latency lookup, disabled.Andrew Trick2012-09-17
* Mark unimplemented copy constructors and copy assignment operators as LLVM_DE...Craig Topper2012-09-17
* Add a bit of documentation to copyPhysReg.Jakob Stoklund Olesen2012-08-29
* Simplify the computeOperandLatency API.Andrew Trick2012-08-23
* Add an MCID::Select flag and TII hooks for optimizing selects.Jakob Stoklund Olesen2012-08-16
* Remove the TII::scheduleTwoAddrSource() hook.Jakob Stoklund Olesen2012-08-13
* Minor cleanup of defaultDefLatency APIAndrew Trick2012-08-08
* X86 Peephole: fold loads to the source register operand if possible.Manman Ren2012-08-02
* X86 Peephole: fold loads to the source register operand if possible.Manman Ren2012-08-02
* Revert r160920 and r160919 due to dragonegg and clang selfhost failureManman Ren2012-07-29
* X86 Peephole: fold loads to the source register operand if possible.Manman Ren2012-07-28
* Add an experimental early if-conversion pass, off by default.Jakob Stoklund Olesen2012-07-04
* Reapply "Make NumMicroOps a variable in the subtarget's instruction itinerary."Andrew Trick2012-07-02
* Add SrcReg2 to analyzeCompare and optimizeCompareInstr to handle CompareManman Ren2012-06-29
* Revert "Make NumMicroOps a variable in the subtarget's instruction itinerary."Andrew Trick2012-06-29
* Make NumMicroOps a variable in the subtarget's instruction itinerary.Andrew Trick2012-06-29
* *typo: Cyles changed to CyclesKay Tiong Khoo2012-06-13
* Removing strange "using" declarations form TargetInstrInfo.Andrew Trick2012-06-08
* TargetInstrInfo hooks implemented in codegen should be declared pure virtual.Andrew Trick2012-06-08
* Continue factoring computeOperandLatency. Use it for ARM hasHighOperandLatency.Andrew Trick2012-06-07
* Revert r157755.Manman Ren2012-06-06
* misched: API for minimum vs. expected latency.Andrew Trick2012-06-05
* X86: replace SUB with CMP if possibleManman Ren2012-05-31
* misched: Added ScoreboardHazardRecognizer.Andrew Trick2012-05-24
* Add an MF argument to TRI::getPointerRegClass() and TII::getRegClass().Jakob Stoklund Olesen2012-05-07
* Convert assert(0) to llvm_unreachableCraig Topper2012-02-05
* VLIW specific scheduler framework that utilizes deterministic finite automato...Andrew Trick2012-02-01
* Add a if-conversion optimization that allows 'true' side of a diamond to beEvan Cheng2011-12-19