summaryrefslogtreecommitdiff
path: root/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
Commit message (Expand)AuthorAge
* The hazard recognizer only needs a subtarget, not a target machineEric Christopher2014-06-13
* [C++11] Add 'override' keywords and remove 'virtual'. Additionally add 'final...Craig Topper2014-04-29
* [Modules] Remove potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-22
* [C++11] More 'nullptr' conversion. In some cases just using a boolean check i...Craig Topper2014-04-14
* Remove copy ctors that did the same thing as the default one.Benjamin Kramer2014-03-11
* [C++11] Add 'override' keyword to virtual methods that override their base cl...Craig Topper2014-03-08
* [C++11] Replace llvm::next and llvm::prior with std::next and std::prev.Benjamin Kramer2014-03-02
* Fix spelling intruction -> instruction.Robert Wilhelm2013-09-28
* Add 'const' qualifier to some arrays.Craig Topper2013-07-15
* Use SmallVectorImpl& instead of SmallVector to avoid repeating small vector s...Craig Topper2013-07-14
* Cache the TargetLowering info object as a pointer.Bill Wendling2013-06-06
* Track IR ordering of SelectionDAG nodes 3/4.Andrew Trick2013-05-25
* Revert "pre-RA-sched: fix TargetOpcode usage"Christian Konig2013-03-20
* pre-RA-sched: fix TargetOpcode usageChristian Konig2013-03-20
* pre-RA-sched debug-only fixAndrew Trick2013-03-07
* pre-RA-sched assertion fix. This bug was exposed by r176037.Andrew Trick2013-03-07
* pre-RA-sched fix: only reevaluate physreg interferences when necessary.Andrew Trick2013-02-25
* Add a special handling case for untyped CopyFromReg node in GetCostForDef() o...Weiming Zhao2013-01-29
* Move all of the header files which are involved in modelling the LLVM IRChandler Carruth2013-01-02
* Change TargetLowering::getRepRegClassFor to take an MVT, instead ofPatrik Hagglund2012-12-13
* Revert EVT->MVT changes, r169836-169851, due to buildbot failures.Patrik Hagglund2012-12-11
* Change TargetLowering::getRepRegClassFor to take an MVT, instead ofPatrik Hagglund2012-12-11
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-03
* misched: Infrastructure for weak DAG edges.Andrew Trick2012-11-12
* ScheduleDAG interface. Added OrderKind to distinguish nonregister dependencies.Andrew Trick2012-11-06
* Move TargetData to DataLayout.Micah Villmow2012-10-08
* Release build: guard dump functions withManman Ren2012-09-11
* Release build: guard dump functions with "ifndef NDEBUG"Manman Ren2012-09-06
* Add a new optimization pass: Stack Coloring, that merges disjoint static allo...Nadav Rotem2012-09-06
* Fix a typo (the the => the)Sylvestre Ledru2012-07-23
* sdsched: Use the right heuristics when -mcpu is not provided and we have no i...Andrew Trick2012-06-05
* Switch all register list clients to the new MC*Iterator interface.Jakob Stoklund Olesen2012-06-01
* Mark some static arrays as const.Craig Topper2012-05-24
* Add an MF argument to TRI::getPointerRegClass() and TII::getRegClass().Jakob Stoklund Olesen2012-05-07
* Source order scheduler should not preschedule nodes with multiple uses. rdar:...Evan Cheng2012-03-22
* Use uint16_t to store instruction implicit uses and defs. Reduces static data.Craig Topper2012-03-08
* misched preparation: rename core scheduler methods for consistency.Andrew Trick2012-03-07
* misched preparation: modularize schedule printing.Andrew Trick2012-03-07
* misched preparation: modularize schedule verification.Andrew Trick2012-03-07
* Use uint16_t to store register overlaps to reduce static data.Craig Topper2012-03-04
* Add register mask support to ScheduleDAGRRList.Jakob Stoklund Olesen2012-02-13
* Make sure we correctly set LiveRegGens when a call is unscheduled. <rdar://p...Eli Friedman2011-12-07
* Fix an assertion in the scheduler. PR11386. No testcase included because it...Eli Friedman2011-12-07
* These global variables aren't thread-safe, STATISTIC is. Andy Trick tells meNick Lewycky2011-12-07
* Rename MVT::untyped to MVT::Untyped to match similar nomenclature.Owen Anderson2011-11-16
* Added custom lowering for load->dec->store sequence in x86 when the EFLAGS re...Pete Cooper2011-11-15
* Use a bigger hammer to fix PR11314 by disabling the "forcing two-addressEvan Cheng2011-11-10
* Speculatively revert commit 144124 (djg) in the hope that the 32 bitDuncan Sands2011-11-09
* Add a hack to the scheduler to disable pseudo-two-address dependencies inDan Gohman2011-11-08
* Reapply r143206, with fixes. Disallow physical register lifetimesDan Gohman2011-11-03