summaryrefslogtreecommitdiff
path: root/lib/Target/ARM/ARMInstrThumb.td
Commit message (Expand)AuthorAge
* Now Igor, throw the switch...give my creation life!Bill Wendling2011-10-17
* Mark tADDrSPi as having side effects again.Jakob Stoklund Olesen2011-10-15
* Ban rematerializable instructions with side effects.Jakob Stoklund Olesen2011-10-14
* Thumb1 convenience aliases for disassembler round-trip testing. CPS instruction.Jim Grosbach2011-09-20
* Thumb CPS definition is not disassembler only.Jim Grosbach2011-09-20
* Thumb2 assembly parsing and encoding for SUB(immediate).Jim Grosbach2011-09-16
* Use a more efficient lowering for Unordered/Monotonic atomic load/store on Th...Eli Friedman2011-09-15
* Thumb unconditional branches are allowed in IT blocks, and therefore should h...Owen Anderson2011-09-09
* Thumb parsing and encoding for SUB (SP minu immediate).Jim Grosbach2011-08-24
* Thumb parsing and encoding support for ADD SP instructions.Jim Grosbach2011-08-24
* Add missing explicit writeback operand to tSTMIA_UPD.Jim Grosbach2011-08-24
* Thumb add SP assembly syntax fix.Jim Grosbach2011-08-24
* Thumb1 ADD/SUB SP instructions are predicable in Thumb2 mode.Jim Grosbach2011-08-24
* Thumb parsing and encoding for SVC.Jim Grosbach2011-08-23
* Thumb parsing and encoding for tSTRspi.Jim Grosbach2011-08-23
* Clean up Thumb load/store multiple definitions.Jim Grosbach2011-08-23
* Revert r138278 now that r138289 has fixed the root issue.Jim Grosbach2011-08-22
* Temporarilly mark tMUL as not commutable.Jim Grosbach2011-08-22
* Clean up predicates on ARM target instruction aliases.Jim Grosbach2011-08-22
* Thumb parsing and encoding support for NOP.Jim Grosbach2011-08-19
* Fix NEG aliasJim Grosbach2011-08-19
* Update tests.Jim Grosbach2011-08-19
* Thumb assembly parsing and encoding for MUL.Jim Grosbach2011-08-19
* Thumb assembly parsing and encoding for MOV.Jim Grosbach2011-08-19
* Thumb assembly parsing and encoding for LSL(immediate).Jim Grosbach2011-08-19
* Thumb assembly parsing and encoding for LDRSB and LDRSH.Jim Grosbach2011-08-19
* Thumb assembly parsing and encoding for LDRH.Jim Grosbach2011-08-19
* Thumb assembly parsing and encoding for LDRB.Jim Grosbach2011-08-19
* Thumb assembly parsing and encoding for LDR(immediate) form T2.Jim Grosbach2011-08-19
* Thumb assembly parsing and encoding for LDR(immediate) form T1.Jim Grosbach2011-08-19
* Add explanatory comment.Jim Grosbach2011-08-19
* Thumb assembly parsing and encoding for LDM instruction.Jim Grosbach2011-08-18
* Thumb assembly parsing and encoding for CMP.Jim Grosbach2011-08-18
* Thumb instructions CBZ and CBNZ are Thumb2, not THumb1.Jim Grosbach2011-08-18
* 80 columns.Jim Grosbach2011-08-18
* Clean up patterns for Thumb1 system instructions.Jim Grosbach2011-08-17
* ARM clean up the imm_sr operand class representation.Jim Grosbach2011-08-17
* Thumb assembly parsing and encoding for ADR.Jim Grosbach2011-08-17
* Thumb ADD(immediate) parsing support.Jim Grosbach2011-08-16
* Fix decoding LDRSB and LDRSH in Thumb1 mode. Patch by James Molloy.Owen Anderson2011-08-15
* Replace the existing ARM disassembler with a new one based on the FixedLenDec...Owen Anderson2011-08-09
* Thumb1 BL instructions encoding 22 bits of displacement, not 21.Owen Anderson2011-08-08
* Fix encodings for Thumb ASR and LSR immediate operands. They encode the rang...Owen Anderson2011-08-08
* ARM refactoring assembly parsing of memory address operands.Jim Grosbach2011-08-03
* Fix broken encoding of tCBNZ.Owen Anderson2011-08-03
* Move imm0_255 to ARMInstrInfo.td with the other immediate predicates.Jim Grosbach2011-08-01
* ARM parsing and encoding for SVC instruction.Jim Grosbach2011-07-26
* Thumb assembly support for SETEND instruction.Jim Grosbach2011-07-22
* Revamp our handling of tLDMIA[_UPD] and tSTMIA[_UPD] to avoid having multiple...Owen Anderson2011-07-18
* Mark the Darwin assembler workout as isCodeGenOnly, so that it doesn't cause ...Owen Anderson2011-07-18