summaryrefslogtreecommitdiff
path: root/lib/Target/ARM
Commit message (Expand)AuthorAge
* Decouple MCInstBuilder from the streamer per Eli's request.Benjamin Kramer2012-11-26
* Add MCInstBuilder, a utility class to simplify MCInst creation similar to Mac...Benjamin Kramer2012-11-26
* ARM: Share applyFixup between ELF and Darwin.Benjamin Kramer2012-11-24
* Mark FP_EXTEND form v2f32 to v2f64 as "expand" for ARM NEON. Patch by Pete C...Eli Friedman2012-11-17
* Rename methods like PairSRegs() to createSRegpairNode() to meet our codingWeiming Zhao2012-11-17
* Remove hard coded registers in ARM ldrexd and strexd instructionsWeiming Zhao2012-11-16
* Make sure FABS on v2f32 and v4f32 is legal on ARM NEONAnton Korobeynikov2012-11-16
* Mark FP_ROUND for converting NEON v2f64 to v2f32 as expand. Add a missingEli Friedman2012-11-15
* Use empty parens for empty function parameter list instead of '(void)'.Dmitri Gribenko2012-11-15
* Revert changing FNEG of v4f32 to Expand. It's legal.Craig Topper2012-11-15
* Make FNEG and FABS of v4f32 Expand.Craig Topper2012-11-15
* Add llvm.ceil, llvm.trunc, llvm.rint, llvm.nearbyint intrinsics.Craig Topper2012-11-15
* The code pattern "imm0_255_neg" is used for checking if an immediate value is...Nadav Rotem2012-11-14
* Use TARGET2 relocation for TType references on ARM.Anton Korobeynikov2012-11-14
* misched: Target-independent support for load/store clustering.Andrew Trick2012-11-12
* Disable the Thumb no-return call optimization:Evan Cheng2012-11-10
* Add ARM TARGET2 relocation. The testcase will follow with actualy use-case.Anton Korobeynikov2012-11-09
* Revert r167620; this can be implemented using an existing CL option.Chad Rosier2012-11-09
* Add support for -mstrict-align compiler option for ARM targets.Chad Rosier2012-11-09
* Recommit modified r167540.Amara Emerson2012-11-08
* Revert r167540 until regression tests are updated.Amara Emerson2012-11-07
* Improve ARM build attribute emission for architectures types.Amara Emerson2012-11-07
* [arm fast-isel] Appease the machine verifier by using the proper registerChad Rosier2012-11-07
* Mark the Int_eh_sjlj_dispatchsetup pseudo instruction as clobbering allChad Rosier2012-11-06
* Vext Lowering was missing opportunitiesQuentin Colombet2012-11-02
* Revert the series of commits starting with r166578 which introduced theChandler Carruth2012-11-01
* Change ForceSizeOpt attribute into MinSize attributeQuentin Colombet2012-10-30
* ARM: Better disassembly for pc-relative LDR.Jim Grosbach2012-10-30
* Fix ARM's b.w instruction for thumb 2 and the encoding T4. The branch targetKevin Enderby2012-10-29
* Remove TargetELFWriterInfo.Rafael Espindola2012-10-28
* [code size][ARM] Emit regular call instructions instead of the move, branch s...Quentin Colombet2012-10-27
* Revert r163298 "Optimize codegen for VSETLNi{8,16,32} operating on Q registers."Jakob Stoklund Olesen2012-10-26
* Avoid an unused-variable warning when asserts are disabled.Kaelyn Uhrain2012-10-26
* 80 col.Jakob Stoklund Olesen2012-10-26
* Remove ARMBaseRegisterInfo::isReservedReg().Jakob Stoklund Olesen2012-10-26
* Add GPRPair Register class to ARM.Jakob Stoklund Olesen2012-10-26
* Remove the canCombineSubRegIndices() target hook.Jakob Stoklund Olesen2012-10-26
* [ms-inline asm] Add support for creating AsmRewrites in the target specificChad Rosier2012-10-25
* Fix a miscompilation caused by a typo. When turning a adde with negative valueEvan Cheng2012-10-24
* Implement a basic VectorTargetTransformInfo interface to be used by the loop ...Nadav Rotem2012-10-24
* Add in support for getIntPtrType to get the pointer type based on the address...Micah Villmow2012-10-24
* Make branch heavy code for generating marked up disassembly simplerKevin Enderby2012-10-23
* When a block ends in an indirect branch, add its successors to the machine ba...Bill Wendling2012-10-22
* Add support for annotated disassembly output for X86 and arm.Kevin Enderby2012-10-22
* ARM:Stepan Dyatkovskiy2012-10-19
* Reapply the TargerTransformInfo changes, minus the changes to LSR and Lowerin...Nadav Rotem2012-10-18
* Fix a bug where a 32-bit address with the high bit does not get symbolicatedKevin Enderby2012-10-18
* Temporarily revert the TargetTransform changes.Bob Wilson2012-10-18
* Merge MRI::isPhysRegOrOverlapUsed() into isPhysRegUsed().Jakob Stoklund Olesen2012-10-17
* Issue:Stepan Dyatkovskiy2012-10-16