summaryrefslogtreecommitdiff
path: root/lib/Target/Hexagon/HexagonRegisterInfo.cpp
Commit message (Expand)AuthorAge
* Make consistent use of MCPhysReg instead of uint16_t throughout the tree.Craig Topper2014-04-04
* Re-sort all of the includes with ./utils/sort_includes.py so thatChandler Carruth2014-01-07
* Remove getEHExceptionRegister and getEHHandlerRegister.Rafael Espindola2013-10-07
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-07
* Remove unused function.Rafael Espindola2013-05-10
* Hexagon: Add and enable memops setbit, clrbit, &,|,+,- for byte, short, and w...Jyotsna Verma2013-03-22
* Remove code copied from GenRegisterInfo.inc.Andrew Trick2013-02-22
* Move the eliminateCallFramePseudoInstr method from TargetRegisterInfoEli Bendersky2013-02-21
* [PEI] Pass the frame index operand number to the eliminateFrameIndex function.Chad Rosier2013-01-31
* Move all of the header files which are involved in modelling the LLVM IRChandler Carruth2013-01-02
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-03
* Porting Hexagon MI Scheduler to the new API.Sergei Larin2012-09-04
* Fix some uses of getSubRegisters() to use getSubReg() instead.Jakob Stoklund Olesen2012-05-30
* Hexagon V5 FP Support.Sirish Pande2012-05-10
* Revert r155365, r155366, and r155367. All three of these have regressionChandler Carruth2012-04-23
* Hexagon V5 (floating point) support.Sirish Pande2012-04-23
* This reverts a long string of commits to the Hexagon backend. TheseChandler Carruth2012-04-18
* Hexagon V5 (Floating Point) Support.Sirish Pande2012-04-16
* Reorder includes in Target backends to following coding standards. Remove som...Craig Topper2012-03-17
* Use uint16_t to store registers in callee saved register tables to reduce siz...Craig Topper2012-03-04
* Efficient pattern for store truncate. Patch by Evandro Menezes.Sirish Pande2012-02-22
* Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu2012-02-18
* Convert assert(0) to llvm_unreachableCraig Topper2012-02-07
* Hexagon: Remove forbidden iostream includes (it introduces static initializers)Benjamin Kramer2012-02-06
* Clean up some Release build warnings.Benjamin Kramer2011-12-27
* Add MCTargetDesc library to Hexagon targetTony Linthicum2011-12-15
* Hexagon backend supportTony Linthicum2011-12-12