summaryrefslogtreecommitdiff
path: root/lib/Target/Hexagon
Commit message (Expand)AuthorAge
* ScheduleDAG interface. Added OrderKind to distinguish nonregister dependencies.Andrew Trick2012-11-06
* Use the relationship models infrastructure to add two relations - getPredOpcodePranav Bhandarkar2012-11-01
* Implement a basic VectorTargetTransformInfo interface to be used by the loop ...Nadav Rotem2012-10-24
* Reapply the TargerTransformInfo changes, minus the changes to LSR and Lowerin...Nadav Rotem2012-10-18
* Temporarily revert the TargetTransform changes.Bob Wilson2012-10-18
* Add a new interface to allow IR-level passes to access codegen-specific infor...Nadav Rotem2012-10-10
* misched: Use the TargetSchedModel interface wherever possible.Andrew Trick2012-10-10
* Create enums for the different attributes.Bill Wendling2012-10-09
* Move TargetData to DataLayout.Micah Villmow2012-10-08
* Use new accessor methods to query for attributes.Bill Wendling2012-10-04
* TargetLowering interface to set/get minimum block entries for jump tables.Sebastian Pop2012-09-25
* DAG post-process for Hexagon MI schedulerSergei Larin2012-09-14
* Remove redundant private field.Benjamin Kramer2012-09-14
* Reorganize MachineScheduler interfaces and publish them in the header.Andrew Trick2012-09-11
* Add "blocked" heuristic to the Hexagon MI scheduler.Sergei Larin2012-09-10
* Fix alignment of .comm and .lcomm on mingw32.Benjamin Kramer2012-09-07
* MC: Overhaul handling of .lcommBenjamin Kramer2012-09-07
* LLVM Bug Fix 13709: Remove needless lsr(Rp, #32) instruction access thePranav Bhandarkar2012-09-05
* Remove redundant semicolons to fix -pedantic-errors build.Richard Smith2012-09-05
* Porting Hexagon MI Scheduler to the new API.Sergei Larin2012-09-04
* Rename hasVolatileMemoryRef() to hasOrderedMemoryRef().Jakob Stoklund Olesen2012-08-29
* Add a getName function to MachineFunction. Use it in places that previously d...Craig Topper2012-08-22
* fix HexagonSubtarget parsing of -mv flagSebastian Pop2012-08-20
* [Hexagon] Don't mark callee saved registers as clobbered by a tail callArnold Schwaighofer2012-08-13
* Don't use getNextOperandForReg().Jakob Stoklund Olesen2012-08-08
* default to use -mv4 when no version of Hexagon has been specifiedSebastian Pop2012-07-19
* Remove tabs.Bill Wendling2012-07-19
* Remove tabs.Bill Wendling2012-07-19
* Remove variable_ops from call instructions in most targets.Jakob Stoklund Olesen2012-07-13
* I'm introducing a new machine model to simultaneously allow simpleAndrew Trick2012-07-07
* Consistently use AnalysisID types in TargetPassConfig.Bob Wilson2012-07-02
* Add all codegen passes to the PassManager via TargetPassConfig.Bob Wilson2012-07-02
* There are a number of generic inline asm operand modifiers thatJack Carter2012-06-26
* llvm/lib: [CMake] Add explicit dependency to intrinsics_gen.NAKAMURA Takumi2012-06-24
* Revert r158679 - use case is unclear (and it increases the memory footprint).Hal Finkel2012-06-22
* Allow up to 64 functional units per processor itinerary.Hal Finkel2012-06-18
* *typo: Cyles changed to CyclesKay Tiong Khoo2012-06-13
* Silence a gcc-4.6 warning: GCC fails to understand that secondReg and cmpOp2 areDuncan Sands2012-06-09
* misched: Added MultiIssueItineraries.Andrew Trick2012-06-05
* Fix typos found by http://github.com/lyda/misspell-checkBenjamin Kramer2012-06-02
* Switch some getAliasSet clients to MCRegAliasIterator.Jakob Stoklund Olesen2012-06-01
* Extract some pointer hacking to a function.Jakob Stoklund Olesen2012-05-30
* Fix some uses of getSubRegisters() to use getSubReg() instead.Jakob Stoklund Olesen2012-05-30
* Change interface for TargetLowering::LowerCallTo and TargetLowering::LowerCallJustin Holewinski2012-05-25
* Hexagon: Remove unused command line option.Benjamin Kramer2012-05-16
* Revert 156634 upon request until code improvement changes are made.Brendon Cahoon2012-05-14
* Hexagon: Initialize TBB to 0.Benjamin Kramer2012-05-13
* Make sure new value jump is enabled for Hexagon V5 as well.Sirish Pande2012-05-12
* Support for Hexagon feature, New Value Jump.Sirish Pande2012-05-12
* Updated instruction table due to addded intrinsics.Brendon Cahoon2012-05-11