summaryrefslogtreecommitdiff
path: root/lib/Target/Mips/Mips64InstrInfo.td
Commit message (Expand)AuthorAge
* [mips] Implementation of dli.Matheus Almeida2014-06-19
* [mips][mips64r6] cl[oz], and dcl[oz] are re-encoded in MIPS32r6/MIPS64r6Daniel Sanders2014-06-16
* [mips][mips64r6] ll, sc, lld, and scd are re-encoded on MIPS32r6/MIPS64r6.Daniel Sanders2014-06-16
* [mips][mips64r6] daddi is not available on MIPS64r6Daniel Sanders2014-06-13
* [mips][mips64r6] c.cond.fmt, mov[fntz], and mov[fntz].[ds] are not available ...Daniel Sanders2014-06-12
* [mips][mips64r6] Replace m[tf]hi, m[tf]lo, mult, multu, dmult, dmultu, div, d...Daniel Sanders2014-06-12
* [mips] Optimize long branch for MIPS64 by removing %higher and %highest.Sasa Stankovic2014-05-27
* [mips][mips64r6] [ls][dw][lr] are not available in MIPS32r6/MIPS64r6Daniel Sanders2014-05-23
* [mips] Free up two values in SubtargetFeatureFlag by folding the redundant Is...Daniel Sanders2014-05-13
* [mips] Fold FeatureBitCount into FeatureMips32 and FeatureMips64Daniel Sanders2014-05-12
* [mips] Fold FeatureSEInReg into FeatureMips32r2Daniel Sanders2014-05-12
* [mips] Fold FeatureSwap into FeatureMips32r2 and FeatureMips64r2Daniel Sanders2014-05-12
* [mips] Marked up instructions added in MIPS-III and tested that IAS for -mcpu...Daniel Sanders2014-05-09
* [mips] Added missing dsra -> dsrav and sra -> srav aliases.Daniel Sanders2014-05-09
* [mips] Add PredicateControl to InstAlias'sDaniel Sanders2014-05-08
* [mips] Add ISA_<name> adverbs and start using them instead of AdditionalPredi...Daniel Sanders2014-05-07
* [mips] Split Instruction.Predicates into smaller lists and re-join them with ...Daniel Sanders2014-05-07
* [mips] Move HasStdEnc to the front of the predicates lists.Daniel Sanders2014-05-07
* [mips] Add instruction alias (dsll and dsrl).Matheus Almeida2014-04-30
* [mips] Fix MipsLongBranch pass to work when the offset from the branch to theSasa Stankovic2014-04-30
* [mips] Remove redundant 'let Predicates = [HasStdEnc]' statementsDaniel Sanders2014-04-29
* Make sure that DSUB does not duplicate the pattern of DSUBUReed Kotler2014-04-25
* [mips] Remove non-ascii character.Matheus Almeida2014-04-24
* Current definition of subtract with immediate instruction aliases uses CodeGe...Vladimir Medic2014-04-15
* [mips] NotMips64 predicate is really a test for 32-bit GPR's.Daniel Sanders2014-04-10
* [mips] Add Octeon cnMips instructions seqi/snei and v3mulu/vmm0/vmulu.Kai Nacke2014-04-04
* [mips] Add more Octeon cnMips instructionsKai Nacke2014-04-02
* [mips] Add Octeon cnMips instructions mtmX and mtpXKai Nacke2014-04-01
* [mips] Use TwoOperandAliasConstraint for ArithLogicR instructions.Matheus Almeida2014-03-26
* [mips] Allow dsubu to take an immediate as an alias for dsubiu.Daniel Sanders2014-03-24
* [mips] Implement shorthand add / sub forms for MIPS.Daniel Sanders2014-03-24
* [MIPS] Add cpu octeon and some instructionsKai Nacke2014-03-20
* [mips][sched] Split IIStore into II_S[BHWD], II_S[WD][LR], and II_SAVEDaniel Sanders2014-01-23
* [mips][sched] Split IILoad into II_L[BHWD], II_L[BHW]U, II_L[WD][LR], and II_...Daniel Sanders2014-01-21
* [mips] Split IIIdiv int II_DIV, II_DIVU, II_DDIV, and II_DDIVUDaniel Sanders2014-01-17
* [mips][sched] Split IIImul and IIImult into subclasses.Daniel Sanders2014-01-17
* [mips][sched] Split IIseb into II_SEB and II_SEHDaniel Sanders2014-01-16
* [mips][sched] Split IILogic into II_AND, II_OR, II_XOR, II_ANDI, II_ORI, II_XORIDaniel Sanders2014-01-16
* [mips][sched] Split IIArith in preparation for the first scheduler targeting ...Daniel Sanders2014-01-16
* [mips] Redefine TAILCALL as a pseudo instruction.Akira Hatanaka2013-11-27
* Support for microMIPS branch instructions.Zoran Jovanovic2013-11-04
* Support for microMIPS jump instructionsZoran Jovanovic2013-10-29
* [mips] Define a pseudo instruction which writes to both the lower and higherAkira Hatanaka2013-10-15
* [mips] Rename isel nodes.Akira Hatanaka2013-10-15
* [mips] Fix definition of mfhi and mflo instructions to read from the wholeAkira Hatanaka2013-10-07
* [mips] Add definition of instruction "drotr32" (double rotate right plus 32).Akira Hatanaka2013-09-07
* [mips] Use uimm5 and uimm6 instead of shamt and imm, if the immediate has to fitAkira Hatanaka2013-09-07
* [mips] Set instruction itineraries of loads, stores and conditional moves.Akira Hatanaka2013-09-06
* [mips] Clean up definitions of move word from/to coprocessor instructions.Akira Hatanaka2013-08-28
* [mips] Remove predicates that were incorrectly or unnecessarily added.Akira Hatanaka2013-08-20
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-28 07:01:05 +0000