summaryrefslogtreecommitdiff
path: root/lib/Target/Mips/MipsSEISelDAGToDAG.cpp
Commit message (Expand)AuthorAge
* [C++] Use 'nullptr'. Target edition.Craig Topper2014-04-25
* [Modules] Fix potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-22
* [mips] Some uses of isMips64()/hasMips64() are really tests for 64-bit GPR'sDaniel Sanders2014-03-27
* Phase 2 of the great MachineRegisterInfo cleanup. This time, we're changingOwen Anderson2014-03-13
* [Modules] Move CFG.h to the IR library as it defines graph traits overChandler Carruth2014-03-04
* [mips] Prevent %lo relocation being used on MSA loads and stores.Daniel Sanders2014-03-03
* Re-sort all of the includes with ./utils/sort_includes.py so thatChandler Carruth2014-01-07
* [mips] Fix 'ran out of registers' in MIPS32 with FP64 when generating code fo...Daniel Sanders2013-11-18
* [mips][msa] Added support for matching bclr, and bclri from normal IR (i.e. n...Daniel Sanders2013-11-12
* [mips][msa] Added support for matching bins[lr]i.[bhwd] from normal IR (i.e. ...Daniel Sanders2013-10-30
* [mips] Define a pseudo instruction which writes to both the lower and higherAkira Hatanaka2013-10-15
* [mips] Rename isel nodes.Akira Hatanaka2013-10-15
* [mips][msa] Added support for matching splati from normal IR (i.e. not intrin...Daniel Sanders2013-09-27
* [mips][msa] Remove the VSPLAT and VSPLATD nodes in favour of matching BUILD_V...Daniel Sanders2013-09-24
* Test commit to verify that commit access works.Zoran Jovanovic2013-09-13
* [mips][msa] Added load/store intrinsics.Daniel Sanders2013-08-28
* [mips][msa] Added move.vDaniel Sanders2013-08-28
* [mips][msa] Added cfcmsa, and ctcmsaDaniel Sanders2013-08-28
* [Mips] Support for unaligned load/store microMips instructionsJack Carter2013-08-13
* [mips] Rename accumulator register classes and FP register operands.Akira Hatanaka2013-08-08
* [mips] Delete register class HWRegs64.Akira Hatanaka2013-08-08
* [mips] Rename register classes CPURegs and CPU64Regs.Akira Hatanaka2013-08-06
* Access the TargetLoweringInfo from the TargetMachine object instead of cachin...Bill Wendling2013-06-19
* Cache the TargetLowering info object as a pointer.Bill Wendling2013-06-06
* Track IR ordering of SelectionDAG nodes 2/4.Andrew Trick2013-05-25
* [mips] Split the DSP control register and define one register for each field ofAkira Hatanaka2013-05-03
* ArrayRefize getMachineNode(). No functionality change.Michael Liao2013-04-19
* [mips] Reapply r179420 and r179421.Akira Hatanaka2013-04-13
* Revert r179420 and r179421.Akira Hatanaka2013-04-12
* [mips] Instruction selection patterns for carry-setting and using addAkira Hatanaka2013-04-12
* [mips] Custom-lower i64 MULHS and MULHU nodes. Remove the code which selectsAkira Hatanaka2013-04-11
* This patch enables llvm to switch between compiling for mips32/mips64 Reed Kotler2013-04-09
* [mips] Fix definitions of multiply, multiply-add/sub and divide instructions.Akira Hatanaka2013-03-30
* [mips] Define function MipsSEDAGToDAGISel::selectAddESubE.Akira Hatanaka2013-03-14
* [mips] Rename functions and variables to start with proper case.Akira Hatanaka2013-03-14
* [mips] Define two subclasses of MipsDAGToDAGISel. Mips16DAGToDAGISel is forAkira Hatanaka2013-03-14
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-28 16:38:18 +0000