summaryrefslogtreecommitdiff
path: root/lib/Target/R600/R600InstrFormats.td
Commit message (Expand)AuthorAge
* R600: Use SchedModel enum for is{Trans,Vector}Only functionsVincent Lejeune2013-09-04
* R600: Add support for i8 and i16 local memory storesTom Stellard2013-08-26
* R600: Add IsExport bit to TableGen instruction definitionsTom Stellard2013-08-16
* Revert "R600: Use SchedModel enum for is{Trans,Vector}Only functions"Tom Stellard2013-07-31
* R600: Use SchedModel enum for is{Trans,Vector}Only functionsVincent Lejeune2013-07-31
* R600: Add local memory support via LDSTom Stellard2013-06-28
* R600: Add ALUInst bit to tablegen definitions v2Tom Stellard2013-06-28
* R600: Use correct encoding for Vertex Fetch instructions on CaymanTom Stellard2013-06-14
* R600: Factor the instruction encoding out the RAT_WRITE_CACHELESS_eg classTom Stellard2013-06-14
* R600: Move instruction encoding definitions into a separate .td fileTom Stellard2013-06-14