summaryrefslogtreecommitdiff
path: root/lib/Target/X86/X86Subtarget.cpp
Commit message (Expand)AuthorAge
* Fix a typo in my previous commit -- bloomfield is 0x1A not 0x2A.Chandler Carruth2012-12-10
* Address a FIXME and update the fast unaligned memory feature for newerChandler Carruth2012-12-10
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-03
* Switch FreeBSD/i386 back to 4byte stack alignment. This partiallyRoman Divacky2012-11-09
* Add support of RTM from TSX extensionMichael Liao2012-11-08
* misched: remove the unused getSpecialAddressLatency hook.Andrew Trick2012-10-08
* Set up MCSchedModel after detecting the CPU type in X86SubTarget.Preston Gurd2012-10-03
* Generic Bypass Slow DivPreston Gurd2012-09-04
* X86: when auto-detecting the subtarget features, make sure use IsIntel to detectManman Ren2012-08-13
* X86: when we are auto-detecting the subtarget features, make sure we turn onManman Ren2012-08-10
* Allow x86 subtargets to use the GenericModel defined in X86Schedule.td.Andrew Trick2012-08-07
* Whitespace.Chad Rosier2012-08-01
* Adds the family codes for the Midview Atom processors so that thePreston Gurd2012-07-19
* This patch fixes 8 out of 20 unexpected failures in "make check"Preston Gurd2012-07-18
* Rename FMA3 feature flag to just FMA to match gcc so it can be added to clang.Craig Topper2012-06-03
* Enable automatic detection of FMA3 support to allow intrinsics to be used.Craig Topper2012-06-01
* X86: Rename the CLMUL target feature to PCLMUL.Benjamin Kramer2012-05-31
* Added FMA3 Intel instructions.Elena Demikhovsky2012-05-31
* Change the Intel Atom detection code to recognizePreston Gurd2012-05-02
* Allow BMI, AES, F16C, POPCNT, FMA3, and CLMUL to be detected on AMD processors.Craig Topper2012-05-01
* Trivial change to set UseLeaForSP flag in addition to togglingPreston Gurd2012-04-26
* Enable detection of AVX and AVX2 support through CPUID. Add AVX/AVX2 to corei...Craig Topper2012-04-26
* This patch fixes a problem which arose when using the Post-RA schedulerPreston Gurd2012-04-23
* Temporarily turn off anti-dependency checkingPreston Gurd2012-04-16
* Prune some includesCraig Topper2012-03-27
* Remove extra semi-colons.Chad Rosier2012-02-22
* Use LEA to adjust stack ptr for Atom. Patch by Andy Zhang.Evan Cheng2012-02-07
* Instruction scheduling itinerary for Intel Atom.Andrew Trick2012-02-01
* PR11834: Use macros which are defined on Windows. Patch by Marina Yatsina.Evan Cheng2012-01-30
* Default stack alignment for 32bit x86 should be 4 Bytes, not 8 Bytes.Joerg Sonnenberger2012-01-10
* Remove AVX hack in X86Subtarget. AVX/AVX2 are now treated as an SSE level. Pr...Craig Topper2012-01-09
* Don't disable MMX support when AVX is enabled. Fix predicates for MMX instruc...Craig Topper2012-01-09
* Change XOP detection to use the correct CPUID bit instead of using the FMA4 bit.Craig Topper2011-12-29
* Move global variables in TargetMachine into new TargetOptions class. As an APINick Lewycky2011-12-02
* Add XOP feature flag.Jan Sjödin2011-12-02
* Add intrinsics and feature flag for read/write FS/GS base instructions. Also ...Craig Topper2011-10-30
* Remove NaClModeDavid Meyer2011-10-18
* Don't use inline assembly in 64-bit Visual Studio. Unfortunately, this means ...Craig Topper2011-10-17
* Add X86 BZHI instruction as well as BMI2 feature detection.Craig Topper2011-10-16
* Add X86 feature detection support for BMI instructions. Added new cpuid funct...Craig Topper2011-10-16
* Add X86 TZCNT instruction and patterns to select it. Also added core-avx2 pro...Craig Topper2011-10-14
* Add X86 LZCNT instruction. Including instruction selection support.Craig Topper2011-10-11
* Put a bunch of calls to ToggleFeature behind proper if statements.Craig Topper2011-10-10
* Add Ivy Bridge 16-bit floating point conversion instructions for the X86 disa...Craig Topper2011-10-09
* Add support for MOVBE and RDRAND instructions for the assembler and disassemb...Craig Topper2011-10-03
* Detect attempt to use segmented stacks on non ELF systems and errorRafael Espindola2011-09-07
* Add a new MC bit for NaCl (Native Client) mode. NaCl requires that certainNick Lewycky2011-09-05
* Add support for generating CMPXCHG16B on x86-64 for the cmpxchg IR instruction.Eli Friedman2011-08-26
* Next round of MC refactoring. This patch factor MC table instantiations, MCEvan Cheng2011-07-14
* - Eliminate MCCodeEmitter's dependency on TargetMachine. It now uses MCInstrInfoEvan Cheng2011-07-11