summaryrefslogtreecommitdiff
path: root/lib/Target/X86
Commit message (Expand)AuthorAge
* X86: POP*rmm: move address operand to (ins) from (outs).Ahmed Bougacha2013-06-30
* Fix an off-by-one error. Also make the code a little more explicit in what itChad Rosier2013-06-28
* Integrate Assembler: Support X86_64_DTPOFF64 relocationsDavid Blaikie2013-06-28
* Get rid of the unused class member.Nadav Rotem2013-06-27
* CostModel: improve the cost model for load/store of non power-of-two types su...Nadav Rotem2013-06-27
* Don't cast away constness.Benjamin Kramer2013-06-27
* Optimized integer vector multiplication operation by replacing it with shift/...Elena Demikhovsky2013-06-26
* X86 cost model: Vectorizing integer division is a bad ideaArnold Schwaighofer2013-06-25
* Revert "Temporarily enable MI-Sched on X86."Andrew Trick2013-06-25
* Temporarily enable MI-Sched on X86.Andrew Trick2013-06-24
* Add MI-Sched support for x86 macro fusion.Andrew Trick2013-06-23
* The getRegForInlineAsmConstraint function should only accept MVT value types.Chad Rosier2013-06-22
* DebugInfo: Don't lose unreferenced non-trivial by-value parametersDavid Blaikie2013-06-21
* Fix IMULX machine model. Multiple def operands require multiple SchedWrites.Andrew Trick2013-06-21
* Update the X86 disassembler to use xacquire and xrelease when appropriate.Kevin Enderby2013-06-20
* Access the TargetLoweringInfo from the TargetMachine object instead of cachin...Bill Wendling2013-06-19
* Access the TargetLoweringInfo from the TargetMachine object instead of cachin...Bill Wendling2013-06-19
* Fix 80 col violation.Nadav Rotem2013-06-18
* Add support for encoding the HLE XACQUIRE and XRELEASE prefixes.Stefanus Du Toit2013-06-18
* Use pointers to the MCAsmInfo and MCRegInfo.Bill Wendling2013-06-18
* DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineI...David Blaikie2013-06-16
* Support BufferSize on ProcResGroup for unified MOp schedulers.Andrew Trick2013-06-15
* Update machine models. Specify buffer sizes for OOO processors.Andrew Trick2013-06-15
* Machine Model: Add MicroOpBufferSize and resource BufferSize.Andrew Trick2013-06-15
* X86: cvtpi2ps is just an SSE instruction with MMX operands. It has no AVX equ...Benjamin Kramer2013-06-14
* X86: Make the cmov aliases work with intel syntax too.Benjamin Kramer2013-06-13
* Fix gcc -flto build, by adding LLVM_ATTRIBUTE_USED toPatrik Hagglund2013-06-12
* Correct the def registers for the 8bit x86 divide instructions toEric Christopher2013-06-11
* Use the Copy we defined above here.Eric Christopher2013-06-11
* X86: Stop LEA64_32r doing unspeakable things to its arguments.Tim Northover2013-06-10
* Removed PackedDouble domain from scalar instructions. Added more formats for ...Elena Demikhovsky2013-06-09
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-07
* Remove unused c'tor.Bill Wendling2013-06-07
* Cache the TargetLowering info object as a pointer.Bill Wendling2013-06-06
* [PATCH] Fix VGATHER* operand constraintsMichael Liao2013-06-05
* Handle relocations that don't point to symbols.Rafael Espindola2013-06-05
* X86: sub_xmm registers are 128 bits wide.Ahmed Bougacha2013-06-03
* Revert r183069: "TMP: LEA64_32r fixing"Tim Northover2013-06-01
* TMP: LEA64_32r fixingTim Northover2013-06-01
* X86: change MOV64ri64i32 into MOV32ri64Tim Northover2013-06-01
* Temporarily Revert "X86: change MOV64ri64i32 into MOV32ri64" as itEric Christopher2013-05-31
* Add a way to define the bit range covered by a SubRegIndex.Ahmed Bougacha2013-05-31
* X86: change MOV64ri64i32 into MOV32ri64Tim Northover2013-05-31
* X86: use sub-register sequences for MOV*r0 operationsTim Northover2013-05-30
* X86: change zext moves to use sub-register infrastructure.Tim Northover2013-05-30
* Order CALLSEQ_START and CALLSEQ_END nodes.Andrew Trick2013-05-29
* X86: Fix Defs/Uses for insts that imp-def/imp-use both an A-register and EFLAGS.Ahmed Bougacha2013-05-29
* Don't assume the registers will be enumerated sequentially.Chad Rosier2013-05-29
* Track IR ordering of SelectionDAG nodes 3/4.Andrew Trick2013-05-25
* Track IR ordering of SelectionDAG nodes 2/4.Andrew Trick2013-05-25
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-15 06:57:11 +0000