index
:
llvm
embtk-support-master
embtk-support-release-3.2
embtk-support-release-3.3
embtk-support-release-3.4
master
release-3.2
release-3.4
Unofficial llvm GIT mirror used in EmbToolkit
Git daemon user
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
Commit message (
Expand
)
Author
Age
*
ARMAsmParser: Plug a leak.
Benjamin Kramer
2013-08-03
*
Stop leaking register infos in the disassemblers.
Benjamin Kramer
2013-08-03
*
Fix PPC64 64-bit GPR inline asm constraint matching
Hal Finkel
2013-08-03
*
Minor address space code simplification.
Matt Arsenault
2013-08-03
*
Add a AttributeSetImpl::dump function.
Peter Collingbourne
2013-08-02
*
Make one of the AttributeSet ctors maintain the invariant that the
Peter Collingbourne
2013-08-02
*
Option parsing: recognize the special -- token
Hans Wennborg
2013-08-02
*
Add a missing 'return' statement.
Joey Gouly
2013-08-02
*
[mips] Expand vector truncating stores and extending loads.
Akira Hatanaka
2013-08-02
*
[ARMv8] Add an assembler warning for the deprecated 'setend' instruction.
Joey Gouly
2013-08-02
*
SLPVectorizer: Fix PR16777. PHInodes may use multiple extracted values that c...
Nadav Rotem
2013-08-02
*
Fixes ARM LNT bot from SLP change in O3
Renato Golin
2013-08-02
*
Bugfix for making the DWARF debug strings and labels to code emitted as secre...
Carlo Kok
2013-08-02
*
Pacify GCC, which worries about falling off the end of the switch.
Duncan Sands
2013-08-02
*
Fix dereferencing end iterator in SimplifyCFG. Patch by Ye Mei.
Alexey Samsonov
2013-08-02
*
Revert r187597, "Bugfix for making the DWARF debug strings and labels to code...
NAKAMURA Takumi
2013-08-02
*
Temporarily revert "Debug Info Finder|Verifier: handle DbgLoc attached to
Eric Christopher
2013-08-02
*
Teach InstructionSimplify about pointer address spaces
Matt Arsenault
2013-08-02
*
[mips] Make load/store accumulator pseudo instructions codeGenOnly. Also,
Akira Hatanaka
2013-08-01
*
Teach getOrEnforceKnownAlignment about address spaces
Matt Arsenault
2013-08-01
*
Move the optlevel check to the frontend.
Nadav Rotem
2013-08-01
*
Use function attributes to indicate that we don't want to realign the stack.
Bill Wendling
2013-08-01
*
Fixed the Intel-syntax X86 disassembler to respect the (existing) option for ...
Daniel Malea
2013-08-01
*
Fix some issues with Mips16 floating when certain intrinsics are present.
Reed Kotler
2013-08-01
*
Debug Info Finder|Verifier: handle DbgLoc attached to instructions.
Manman Ren
2013-08-01
*
DebugInfo: Emit definitions for types with no members.
David Blaikie
2013-08-01
*
Bugfix for making the DWARF debug strings and labels to code emitted as secre...
Carlo Kok
2013-08-01
*
Only enable SLP-vectorization on O3 builds.
Nadav Rotem
2013-08-01
*
R600: Add 64-bit float load/store support
Tom Stellard
2013-08-01
*
R600: Use 64-bit alignment for 64-bit kernel arguments
Tom Stellard
2013-08-01
*
R600/SI: Custom lower i64 ZERO_EXTEND
Tom Stellard
2013-08-01
*
EVEX and compressed displacement encoding for AVX512
Elena Demikhovsky
2013-08-01
*
[SystemZ] Reuse CC results for integer comparisons with zero
Richard Sandiford
2013-08-01
*
[SystemZ] Prefer comparisons with zero
Richard Sandiford
2013-08-01
*
Moving definition of MnemonicContainsDot field from class Instruction to clas...
Vladimir Medic
2013-08-01
*
AArch64: add initial NEON support
Tim Northover
2013-08-01
*
XCore target: Fix Vararg handling
Robert Lytton
2013-08-01
*
XCore target: Add byval handling
Robert Lytton
2013-08-01
*
Xcore target
Robert Lytton
2013-08-01
*
Fix some misc. issues with Mips16 fp stubs.
Reed Kotler
2013-08-01
*
Add an omitted IsCall=1.
Reed Kotler
2013-08-01
*
Option parsing: add support for alias arguments.
Hans Wennborg
2013-07-31
*
80-col
Nadav Rotem
2013-07-31
*
Added the B9.3.19 SUBS PC, LR, #imm (Thumb2) system instruction.
Kevin Enderby
2013-07-31
*
Revert "R600: Non vector only instruction can be scheduled on trans unit"
Tom Stellard
2013-07-31
*
Revert "R600: Use SchedModel enum for is{Trans,Vector}Only functions"
Tom Stellard
2013-07-31
*
R600: Do not mergevector after a vector reg is used
Vincent Lejeune
2013-07-31
*
R600: Avoid more than 4 literals in the same instruction group at scheduling
Vincent Lejeune
2013-07-31
*
R600: Non vector only instruction can be scheduled on trans unit
Vincent Lejeune
2013-07-31
*
R600: Don't mix LDS and non-LDS instructions in the same group
Vincent Lejeune
2013-07-31
[next]