summaryrefslogtreecommitdiff
path: root/test/CodeGen
Commit message (Expand)AuthorAge
...
* R600/SI: Fix div_scale intrinsic.Matt Arsenault2014-06-23
* ARMEB: Vector extend operationsChristian Pirker2014-06-23
* R600: Move add/sub with overflow out of AMDILISelLoweringMatt Arsenault2014-06-23
* R600/SI: Handle i64 sub.Matt Arsenault2014-06-23
* [PowerPC] Allow stack frames without parameter save areaUlrich Weigand2014-06-23
* [PowerPC] Fix on-stack AltiVec arguments with 64-bit SVR4Ulrich Weigand2014-06-23
* Revert r211399, "Generate native unwind info on Win64"NAKAMURA Takumi2014-06-22
* R600: Add udivrem testJan Vesely2014-06-22
* Fix PR20087 by using the source index when changing the vector loadFilipe Cabecinhas2014-06-22
* Legalizer: Add support for splitting insert_subvectors.Benjamin Kramer2014-06-21
* [X86] Add ISel patterns to select SSE3/AVX ADDSUB instructions.Andrea Di Biagio2014-06-21
* Generate native unwind info on Win64Reid Kleckner2014-06-20
* R600/SI: Add patterns for ctpop inside a branchTom Stellard2014-06-20
* R600/SI: Add a pattern for f32 ftruncTom Stellard2014-06-20
* R600: Expand vector flog2Tom Stellard2014-06-20
* R600: Expand vector fexp2Tom Stellard2014-06-20
* R600/SI: Add a VALU pattern for i64 xorTom Stellard2014-06-20
* [PowerPC] Fix small argument stack slot offset for LEUlrich Weigand2014-06-20
* Move test so that it is skipped if the ARM target is not enabled.Rafael Espindola2014-06-20
* Emit the ARM build attributes ABI_PCS_wchar_t and ABI_enum_size.Oliver Stannard2014-06-20
* ps][mips64r6] Added LSA/DLSA instructionsZoran Jovanovic2014-06-20
* Fix typosAlp Toker2014-06-19
* [X86] Teach how to combine horizontal binop even in the presence of undefs.Andrea Di Biagio2014-06-19
* R600: Add a few tests I forgot to add.Matt Arsenault2014-06-19
* R600/SI: Add intrinsics for various math instructions.Matt Arsenault2014-06-19
* R600: Handle fnearbyintMatt Arsenault2014-06-18
* R600/SI: add gather4 and getlod intrinsics (v3)Marek Olsak2014-06-18
* R600: Expand vector fceilJan Vesely2014-06-18
* [PowerPC] Simplify and improve loading into TOC registerUlrich Weigand2014-06-18
* [PowerPC] Add back test case for absolute calls (removed in r211174)Ulrich Weigand2014-06-18
* Add a triple so that right syntax is choosen on mac osx systemsArnold Schwaighofer2014-06-18
* R600/SI: Add intrinsics for brev instructionsMatt Arsenault2014-06-18
* R600/SI: Prettier operand printing for 64-bit ops.Matt Arsenault2014-06-18
* [mips] SYNC $stype instruction was added in Mips32Matheus Almeida2014-06-18
* R600: Implement f64 ftrunc, ffloor and fceil.Matt Arsenault2014-06-18
* R600: Custom lower f64 frint for pre-CIMatt Arsenault2014-06-18
* [X86] AVX512: Add non-temporal storesAdam Nemet2014-06-18
* [PowerPC] Do not use BLA with the 64-bit SVR4 ABIUlrich Weigand2014-06-18
* Add pattern for unsigned v4i32->v4f64 convert on AVX512.Cameron McInally2014-06-18
* R600: Implement 64bit SRAJan Vesely2014-06-18
* R600: Implement 64bit SRLJan Vesely2014-06-18
* R600: Implement 64bit SHLJan Vesely2014-06-18
* DAG: move sret demotion into most basic LowerCallTo implementation.Tim Northover2014-06-18
* [AArch64] Fix a pattern match failure caused by creating improper CONCAT_VECTOR.Kevin Qin2014-06-18
* Allow X86FastIsel to cope with 64 bit absolute relocationsLouis Gerbarg2014-06-17
* [FastISel][X86] Optimize predicates and fold CMP instructions.Juergen Ributzka2014-06-17
* R600/SI: Match cttz_zero_undefMatt Arsenault2014-06-17
* R600/SI: Match ctlz_zero_undefMatt Arsenault2014-06-17
* R600: Use LDS and vectors for private memoryTom Stellard2014-06-17
* SelectionDAG: Expand i64 = FP_TO_SINT i32Tom Stellard2014-06-17
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-14 20:52:56 +0000