summaryrefslogtreecommitdiff
path: root/test/MC/ARM
Commit message (Expand)AuthorAge
* Test case for r165480.Craig Topper2012-10-10
* ARM: 'add Rd, pc, #imm' is an alias for 'adr Rd, #imm'.Jim Grosbach2012-09-25
* Fix edge cases of ARM shift operands in arith instructions.Tim Northover2012-09-22
* Fix the handling of edge cases in ARM shifted operands.Tim Northover2012-09-22
* Support fpv4 for ARM Cortex-M4.Jiangning Liu2012-08-02
* Fix #13035, a bug around Thumb instruction LDRD/STRD with negative #0 offset ...Jiangning Liu2012-08-02
* Fix #13138, a bug around ARM instruction DSB encoding and decoding issue.Jiangning Liu2012-08-02
* Fix #13241, a bug around shift immediate operand for ARM instruction ADR.Jiangning Liu2012-08-02
* Fix instruction description of VMOV (between two ARM core registers and two s...Richard Barton2012-07-10
* Revert r159938 (and r159945) to appease the buildbots.Chad Rosier2012-07-09
* Fix instruction description of VMOV (between two ARM core registers and two s...Richard Barton2012-07-09
* Prevent ARM assembler from losing a right shift by #32 applied to a registerRichard Barton2012-07-09
* Teach the assembler to use the narrow thumb encodings of various three-regist...Richard Barton2012-07-09
* Teach assembler to handle capitalised operation values for DSB instructionsRichard Barton2012-06-27
* ARM: Add a better diagnostic for some out of range immediates.Jim Grosbach2012-06-22
* Have ARM ELF use correct reloc for "b" instr.Jan Wen Voung2012-06-19
* ARM: Define generic HINT instruction.Jim Grosbach2012-06-18
* Fix the encoding of the armv7m (MClass) for MSR registers other than aspr,Kevin Enderby2012-06-15
* Replace assertion failure for badly formatted CPS instrution with error message.Richard Barton2012-06-14
* Refactor data-in-code annotations.Jim Grosbach2012-05-18
* Fix the encoding of the armv7m (MClass) for MSR APSR writes which was missingKevin Enderby2012-05-17
* Fixed the LLVM ARM v7 assembler and instruction printer for 8-bit immediate o...Silviu Baranga2012-05-11
* Fix issues with the ARM bl and blx thumb instructions and the J1 and J2 bitsKevin Enderby2012-05-03
* ARM: Add missing two-operand VBIC aliases.Jim Grosbach2012-05-02
* Disallow YIELD and other allocated nop hints in pre-ARMv6 architectures.Richard Barton2012-05-02
* ARM: Add a few missing add->sub aliases w/ 'w' suffix.Jim Grosbach2012-05-01
* ARM: allow vanilla expressions for movw/movt.Jim Grosbach2012-05-01
* ARM: Thumb add(sp plus register) asm constraints.Jim Grosbach2012-04-27
* Fix ARM assembly parsing for upper case condition codes on IT instructions.Richard Barton2012-04-27
* Specify cpu to unbreak tests.Evan Cheng2012-04-26
* ARM: improved assembler diagnostics for missing CPU features.Jim Grosbach2012-04-24
* ARM: Add testcases for two-operand variants of VSRA/VRSRA/VSRI.Jim Grosbach2012-04-23
* Add ARM mode tests for the NEON vector shift-accumulate tests.Jim Grosbach2012-04-23
* Tidy up. Reformat for ease of reading.Jim Grosbach2012-04-23
* ARM: Update NEON assembly two-operand aliases.Jim Grosbach2012-04-20
* ARM some VFP tblgen'erated two-operand aliases.Jim Grosbach2012-04-20
* Tidy up. Formatting.Jim Grosbach2012-04-20
* ARM two-operand forms for vhadd and vhsub instructions.Jim Grosbach2012-04-16
* ARM assembly two-operand forms for VRSHL.Jim Grosbach2012-04-16
* Tidy up. Test formatting.Jim Grosbach2012-04-16
* ARM two-operand aliases for VRHADD instructions.Jim Grosbach2012-04-16
* Tidy up. Testcase formatting.Jim Grosbach2012-04-16
* ARM 'vuzp.32 Dd, Dm' is a pseudo-instruction.Jim Grosbach2012-04-11
* ARM 'vzip.32 Dd, Dm' is a pseudo-instruction.Jim Grosbach2012-04-11
* Clean up ARM fused multiply + add/sub support some more: rename some iselEvan Cheng2012-04-11
* ARM add missing Thumb1 two-operand aliases for shift-by-immediate.Jim Grosbach2012-04-11
* Fix a number of problems with ARM fused multiply add/subtract instructions.Evan Cheng2012-04-11
* ARM fix cc_out operand handling for t2SUBrr instructions.Jim Grosbach2012-04-10
* ARM assembly aliases for add negative immediates using sub.Jim Grosbach2012-04-05
* ARM assembly aliases for two-operand V[R]SHR instructions.Jim Grosbach2012-04-05
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-19 23:02:43 +0000