summaryrefslogtreecommitdiff
path: root/test/MC/Disassembler
Commit message (Expand)AuthorAge
* [Disasm][AVX512] Implement decoding of top bit for non-destructive reg fieldsAdam Nemet2014-06-24
* [mips][mips64r6] Add BLTC and BLTUC instructionsZoran Jovanovic2014-06-18
* [mips][mips64r6] cl[oz], and dcl[oz] are re-encoded in MIPS32r6/MIPS64r6Daniel Sanders2014-06-16
* [mips][mips64r6] ll, sc, lld, and scd are re-encoded on MIPS32r6/MIPS64r6.Daniel Sanders2014-06-16
* [mips][mips64r6] Add bgec and bgeuc instructionsZoran Jovanovic2014-06-12
* ARM: honor hex immediate formatting for ldr/str i12 offsets.Jim Grosbach2014-06-11
* llvm-mc: Add option for prefering hex format disassembly.Jim Grosbach2014-06-11
* [mips] Implement jr.hb and jalr.hb (Jump Register and Jump and Link Register ...Matheus Almeida2014-06-11
* Condition codes AL and NV are invalid in the aliases that useArtyom Skrobov2014-06-10
* Reduce verbiage of lit.local.cfg filesAlp Toker2014-06-09
* [mips][mips64r6] Add LDPC instructionZoran Jovanovic2014-06-09
* Restore getInvertedCondCode() from the phased-out backend, fixing disassembly...Artyom Skrobov2014-05-29
* AArch64/ARM64: move ARM64 into AArch64's placeTim Northover2014-05-24
* AArch64/ARM64: remove AArch64 from tree prior to renaming ARM64.Tim Northover2014-05-24
* [mips][mips64r6] Add b[on]vcDaniel Sanders2014-05-22
* TableGen: fix operand counting for aliasesTim Northover2014-05-16
* ARM64: print correct aliases for NEON mov & mvn instructionsTim Northover2014-05-15
* TableGen/ARM64: print aliases even if they have syntax variants.Tim Northover2014-05-15
* ARM: implement support for the UDF mnemonicSaleem Abdulrasool2014-05-14
* TableGen: use PrintMethods to print more aliasesTim Northover2014-05-12
* [mips] Move disassembler test (test_2r_msa64) into correct folder.Matheus Almeida2014-05-12
* [mips] Move disassembler test (Mips MSA test_vec) into correct folder.Matheus Almeida2014-05-12
* [mips] Move disassembler tests (Mips MSA test_i*, test_mi10) into correct fol...Matheus Almeida2014-05-12
* [mips] Move disassembler tests (Mips MSA test_elm*) into correct folder.Matheus Almeida2014-05-12
* [mips] Move disassembler tests (Mips MSA test_lsa, test_dlsa) into correct fo...Matheus Almeida2014-05-12
* [mips] Move disassembler test (Mips MSA test_ctrlregs) into correct folder.Matheus Almeida2014-05-12
* [mips] Move disassembler test (Mips MSA test_bit) into correct folder.Matheus Almeida2014-05-12
* [mips] Move disassembler tests (Mips MSA test_2r, test_2rf, test_3r, test_3rf...Matheus Almeida2014-05-12
* AArch64/ARM64: disable test directory if ARM64 not presentTim Northover2014-05-07
* AArch64/ARM64: implement diagnosis of unpredictable loads & storesTim Northover2014-05-06
* AArch64/ARM64: rewrite test to use FileCheck & add ARM64 linesTim Northover2014-05-01
* AArch64/ARM64: port basic disassembly tests to ARM64.Tim Northover2014-05-01
* AArch64/ARM64: print BFM instructions as BFI or BFXILTim Northover2014-05-01
* ARM64: print fp immediates without using scientific notation.Tim Northover2014-04-30
* ARM64: print lsr instead of lsrv for variable shifts (etc)Tim Northover2014-04-30
* ARM64: use hex immediates for movz/movk instructionsTim Northover2014-04-30
* ARM64: hexify printing various immediate operandsTim Northover2014-04-30
* ARM64: print canonical syntax for add/sub (imm) instructions.Tim Northover2014-04-30
* [ARM64] Print preferred aliases for SFBM/UBFM in InstPrinterBradley Smith2014-04-25
* [ARM64] Support crc predicate on ARM64.Kevin Qin2014-04-25
* AArch64: print NEON lists with a space.Tim Northover2014-04-24
* X86Disassembler - fixed a bug in immediate printElena Demikhovsky2014-04-23
* [ARM64] Enable feature predicates for NEON / FP / CRYPTO.Kevin Qin2014-04-23
* [X86] Add disassembler support for the 0x0f 0x7f form of movq %mm, %mm.Craig Topper2014-04-17
* [ARM64] Change SYS without a register to an alias to make disassembling more ...Bradley Smith2014-04-09
* [ARM64] Correctly disassemble ISB operand as ISB not DBarrier.Bradley Smith2014-04-09
* [ARM64] Properly support both apple and standard syntax for FMOVBradley Smith2014-04-09
* [ARM64] Flag setting logical/add/sub immediate instructions don't use SP.Bradley Smith2014-04-09
* [ARM64] Fix disassembly logic for extended loads/stores with 32-bit registers.Bradley Smith2014-04-09
* [ARM64] SXTW/UXTW are only valid aliases for 32-bit operations.Bradley Smith2014-04-09