summaryrefslogtreecommitdiff
path: root/test
Commit message (Expand)AuthorAge
* Revert r181009.Amara Emerson2013-05-03
* Remove some uneeded pseudos in the presence of the naked function attribute.Reed Kotler2013-05-03
* Delete test instead.Amara Emerson2013-05-03
* Temporarily disable failing test.Amara Emerson2013-05-03
* [PowerPC] Parse platform-specifc variant kinds in AsmParserUlrich Weigand2013-05-03
* [PowerPC] Add some Book II instructions to AsmParserUlrich Weigand2013-05-03
* [PowerPC] Support extended mnemonics in AsmParserUlrich Weigand2013-05-03
* [PowerPC] Add assembler parserUlrich Weigand2013-05-03
* [mips] Split the DSP control register and define one register for each field ofAkira Hatanaka2013-05-03
* LoopVectorizer: Add support for if-conversion of PHINodes with 3+ incoming va...Nadav Rotem2013-05-03
* R600: Expand vector or, shl, srl, and xor nodesTom Stellard2013-05-03
* R600: Add pattern for SHA-256 Ma functionTom Stellard2013-05-03
* RegionInfo: Do not crash if unreachable block is foundTobias Grosser2013-05-03
* Add support for reading ARM ELF build attributes.Amara Emerson2013-05-03
* [mips] Handle reading, writing or copying of ccond field of DSP controlAkira Hatanaka2013-05-02
* R600: Signed literals are 64bits wideVincent Lejeune2013-05-02
* R600: If previous bundle is dot4, PV valid chan is always XVincent Lejeune2013-05-02
* R600: Add a test to check that use_kill is emittedVincent Lejeune2013-05-02
* R600: Prettier asmPrint of AluVincent Lejeune2013-05-02
* Hexagon - Add peephole optimizations for zero extends.Pranav Bhandarkar2013-05-02
* TBAA: remove !tbaa from testing cases if not used.Manman Ren2013-05-02
* Rewrite X86 codegen regression test with FileCheckMichael Liao2013-05-02
* Add a test for the foldSelectICmpAndOr fix committed in r180779.David Majnemer2013-05-02
* Avoid generating tempfile(s) never usedMichael Liao2013-05-01
* Revert r180737. The companion patch was reverted, and this is not relevant ri...Bill Wendling2013-05-01
* SROA: Generate selects instead of shuffles when blending values because this ...Nadav Rotem2013-05-01
* Optimize away nop CONCAT_VECTOR nodes.Nadav Rotem2013-05-01
* Put VMOVPQIto64rr in the VRPDI class.Rafael Espindola2013-05-01
* Forget remove the tempfile argumentMichael Liao2013-05-01
* More rewrites of x86 codegen regression tests with FileCheckMichael Liao2013-05-01
* Revert "InstCombine: Fold more shuffles of shuffles."Jim Grosbach2013-05-01
* [mips] Fix handling of instructions which copy to/from accumulator registers.Akira Hatanaka2013-04-30
* Only pass 'returned' to target-specific lowering code when the value of entir...Stephen Lin2013-04-30
* [mips] Instruction selection patterns for DSP-ASE vector select and compareAkira Hatanaka2013-04-30
* Temporarily revert "Change the informal convention of DBG_VALUE so that we ca...Adrian Prantl2013-04-30
* Change the informal convention of DBG_VALUE so that we can express aAdrian Prantl2013-04-30
* [mips] Test for r179873.Akira Hatanaka2013-04-30
* InstCombine: Fold more shuffles of shuffles.Jim Grosbach2013-04-30
* LocalStackSlotAllocation improvementsHal Finkel2013-04-30
* TBAA: remove !tbaa from testing cases if not used.Manman Ren2013-04-30
* Set debug locations for branch instructions created during inlining, evenAdrian Prantl2013-04-30
* Fix Addend computation for non external relocations on Macho.Rafael Espindola2013-04-30
* R600: fix loop-address.ll testVincent Lejeune2013-04-30
* s tightens up the encoding description for ARM post-indexed ldr instructions....Mihai Popa2013-04-30
* Fix "Combine bit test + conditional or into simple math"David Majnemer2013-04-30
* Rewrite X86 codegen regression test with FileCheckMichael Liao2013-04-30
* Collect the Addend for external relocs.Rafael Espindola2013-04-30
* R600: use native for aluVincent Lejeune2013-04-30
* R600: Add FetchInst bit to instruction defs to denote vertex/tex instructionsVincent Lejeune2013-04-30
* Rewrite test in FileCheck instead of grep in X86 codegenMichael Liao2013-04-30
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-08 22:39:45 +0000